All of lore.kernel.org
 help / color / mirror / Atom feed
From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: Loic Poulain <loic.poulain@linaro.org>
Cc: linux-arm-msm@vger.kernel.org, bbhatt@codeaurora.org,
	hemantk@codeaurora.org
Subject: Re: [PATCH v7 01/10] bus: mhi: core: Add device hardware reset support
Date: Mon, 4 Jan 2021 20:46:47 +0530	[thread overview]
Message-ID: <20210104151647.GA2256@work> (raw)
In-Reply-To: <1609768179-10132-2-git-send-email-loic.poulain@linaro.org>

On Mon, Jan 04, 2021 at 02:49:30PM +0100, Loic Poulain wrote:
> The MHI specification allows to perform a hard reset of the device
> when writing to the SOC_RESET register. It can be used to completely
> restart the device (e.g. in case of unrecoverable MHI error).
> 
> This is up to the MHI controller driver to determine when this hard
> reset should be used, and in case of MHI errors, should be used as
> a reset of last resort (after standard MHI stack reset).
> 
> This function is a stateless function, the MHI layer do nothing except
> triggering the reset by writing into the right register(s), this is up
> to the caller to ensure right mhi_controller state (e.g. unregister the
> controller if necessary).
> 
> Signed-off-by: Loic Poulain <loic.poulain@linaro.org>

Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>

Thanks,
Mani

> ---
>  drivers/bus/mhi/core/main.c | 13 +++++++++++++
>  include/linux/mhi.h         |  9 +++++++++
>  2 files changed, 22 insertions(+)
> 
> diff --git a/drivers/bus/mhi/core/main.c b/drivers/bus/mhi/core/main.c
> index a353d1e..c181a85 100644
> --- a/drivers/bus/mhi/core/main.c
> +++ b/drivers/bus/mhi/core/main.c
> @@ -142,6 +142,19 @@ enum mhi_state mhi_get_mhi_state(struct mhi_controller *mhi_cntrl)
>  }
>  EXPORT_SYMBOL_GPL(mhi_get_mhi_state);
>  
> +void mhi_soc_reset(struct mhi_controller *mhi_cntrl)
> +{
> +	if (mhi_cntrl->reset) {
> +		mhi_cntrl->reset(mhi_cntrl);
> +		return;
> +	}
> +
> +	/* Generic MHI SoC reset */
> +	mhi_write_reg(mhi_cntrl, mhi_cntrl->regs, MHI_SOC_RESET_REQ_OFFSET,
> +		      MHI_SOC_RESET_REQ);
> +}
> +EXPORT_SYMBOL_GPL(mhi_soc_reset);
> +
>  int mhi_map_single_no_bb(struct mhi_controller *mhi_cntrl,
>  			 struct mhi_buf_info *buf_info)
>  {
> diff --git a/include/linux/mhi.h b/include/linux/mhi.h
> index 04cf7f3..7ddbcd7 100644
> --- a/include/linux/mhi.h
> +++ b/include/linux/mhi.h
> @@ -355,6 +355,7 @@ struct mhi_controller_config {
>   * @unmap_single: CB function to destroy TRE buffer
>   * @read_reg: Read a MHI register via the physical link (required)
>   * @write_reg: Write a MHI register via the physical link (required)
> + * @reset: Controller specific reset function (optional)
>   * @buffer_len: Bounce buffer length
>   * @index: Index of the MHI controller instance
>   * @bounce_buf: Use of bounce buffer
> @@ -445,6 +446,7 @@ struct mhi_controller {
>  			u32 *out);
>  	void (*write_reg)(struct mhi_controller *mhi_cntrl, void __iomem *addr,
>  			  u32 val);
> +	void (*reset)(struct mhi_controller *mhi_cntrl);
>  
>  	size_t buffer_len;
>  	int index;
> @@ -681,6 +683,13 @@ enum mhi_ee_type mhi_get_exec_env(struct mhi_controller *mhi_cntrl);
>  enum mhi_state mhi_get_mhi_state(struct mhi_controller *mhi_cntrl);
>  
>  /**
> + * mhi_soc_reset - Trigger a device reset. This can be used as a last resort
> + *		   to reset and recover a device.
> + * @mhi_cntrl: MHI controller
> + */
> +void mhi_soc_reset(struct mhi_controller *mhi_cntrl);
> +
> +/**
>   * mhi_device_get - Disable device low power mode
>   * @mhi_dev: Device associated with the channel
>   */
> -- 
> 2.7.4
> 

  reply	other threads:[~2021-01-04 15:17 UTC|newest]

Thread overview: 15+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-01-04 13:49 [PATCH v7 00/10] mhi: pci_generic: Misc improvements Loic Poulain
2021-01-04 13:49 ` [PATCH v7 01/10] bus: mhi: core: Add device hardware reset support Loic Poulain
2021-01-04 15:16   ` Manivannan Sadhasivam [this message]
2021-01-04 13:49 ` [PATCH v7 02/10] mhi: pci-generic: Increase number of hardware events Loic Poulain
2021-01-04 13:49 ` [PATCH v7 03/10] mhi: pci_generic: Enable burst mode for hardware channels Loic Poulain
2021-01-04 13:49 ` [PATCH v7 04/10] mhi: pci_generic: Add support for reset Loic Poulain
2021-01-04 15:21   ` Manivannan Sadhasivam
2021-01-04 13:49 ` [PATCH v7 05/10] mhi: pci_generic: Add suspend/resume/recovery procedure Loic Poulain
2021-01-04 13:49 ` [PATCH v7 06/10] mhi: pci_generic: Add PCI error handlers Loic Poulain
2021-01-04 15:26   ` Manivannan Sadhasivam
2021-01-04 13:49 ` [PATCH v7 07/10] mhi: pci_generic: Add health-check Loic Poulain
2021-01-04 13:49 ` [PATCH v7 08/10] mhi: pci_generic: Increase controller timeout value Loic Poulain
2021-01-04 13:49 ` [PATCH v7 09/10] mhi: pci_generic: Add diag channels Loic Poulain
2021-01-04 13:49 ` [PATCH v7 10/10] mhi: pci_generic: Set irq moderation value to 1ms for hw channels Loic Poulain
2021-01-04 15:27   ` Manivannan Sadhasivam

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20210104151647.GA2256@work \
    --to=manivannan.sadhasivam@linaro.org \
    --cc=bbhatt@codeaurora.org \
    --cc=hemantk@codeaurora.org \
    --cc=linux-arm-msm@vger.kernel.org \
    --cc=loic.poulain@linaro.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.