All of lore.kernel.org
 help / color / mirror / Atom feed
From: Leo Liang <ycliang@andestech.com>
To: Sean Anderson <seanga2@gmail.com>
Cc: <u-boot@lists.denx.de>, <rick@andestech.com>
Subject: Re: [PATCH v2 00/11] clk: k210: Rewrite K210 clock without CCF
Date: Fri, 11 Jun 2021 02:00:59 +0800	[thread overview]
Message-ID: <20210610180059.GA4370@andestech.com> (raw)
In-Reply-To: <20210604035834.625772-1-seanga2@gmail.com>

On Fri, Jun 04, 2021 at 11:58:23AM +0800, Sean Anderson wrote:
> Changes in v2:
> - Convert stage to enum
> - Only force probe clocks pre-reloc
> - Rebase on u-boot/master
> 
> Sean Anderson (11):
>   clk: Allow force setting clock defaults before relocation
>   clk: k210: Rewrite to remove CCF
>   clk: k210: Move pll into the rest of the driver
>   clk: k210: Implement soc_clk_dump
>   clk: k210: Re-add support for setting rate
>   clk: k210: Don't set PLL rates if we are already at the correct rate
>   clk: k210: Remove bypass driver
>   clk: k210: Move k210 clock out of its own subdirectory
>   k210: dts: Set PLL1 to the same rate as PLL0
>   k210: Don't imply CCF
>   test: Add K210 PLL tests to sandbox defconfigs
> 
>  MAINTAINERS                             |    4 +-
>  arch/riscv/dts/k210.dtsi                |    2 +
>  board/sipeed/maix/Kconfig               |    2 -
>  configs/sandbox64_defconfig             |    2 +
>  configs/sandbox_defconfig               |    2 +
>  configs/sandbox_flattree_defconfig      |    2 +
>  configs/sipeed_maix_bitm_defconfig      |    1 -
>  drivers/clk/Kconfig                     |   14 +-
>  drivers/clk/Makefile                    |    2 +-
>  drivers/clk/clk-uclass.c                |   27 +-
>  drivers/clk/clk_kendryte.c              | 1320 +++++++++++++++++++++++
>  drivers/clk/kendryte/Kconfig            |   12 -
>  drivers/clk/kendryte/Makefile           |    1 -
>  drivers/clk/kendryte/bypass.c           |  273 -----
>  drivers/clk/kendryte/clk.c              |  668 ------------
>  drivers/clk/kendryte/pll.c              |  585 ----------
>  drivers/clk/rockchip/clk_rk3308.c       |    2 +-
>  drivers/core/device.c                   |    2 +-
>  drivers/net/gmac_rockchip.c             |    2 +-
>  include/clk.h                           |   30 +-
>  include/dt-bindings/clock/k210-sysctl.h |   94 +-
>  include/kendryte/bypass.h               |   31 -
>  include/kendryte/clk.h                  |   35 -
>  include/kendryte/pll.h                  |   34 -
>  24 files changed, 1436 insertions(+), 1711 deletions(-)
>  create mode 100644 drivers/clk/clk_kendryte.c
>  delete mode 100644 drivers/clk/kendryte/Kconfig
>  delete mode 100644 drivers/clk/kendryte/Makefile
>  delete mode 100644 drivers/clk/kendryte/bypass.c
>  delete mode 100644 drivers/clk/kendryte/clk.c
>  delete mode 100644 drivers/clk/kendryte/pll.c
>  delete mode 100644 include/kendryte/bypass.h
>  delete mode 100644 include/kendryte/clk.h
> 
> -- 
> 2.31.0
>

Hi Sean,

This serie of patches seems to fail CI, 
could you fix these errors and send it again? Thanks!

CI result: https://dev.azure.com/ycliang-tw/u-boot-riscv/_build/results?buildId=37&view=results

Best regards,
Leo

      parent reply	other threads:[~2021-06-10 18:01 UTC|newest]

Thread overview: 16+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-06-04  3:58 [PATCH v2 00/11] clk: k210: Rewrite K210 clock without CCF Sean Anderson
2021-06-04  3:58 ` [PATCH v2 01/11] clk: Allow force setting clock defaults before relocation Sean Anderson
2021-06-04  3:58 ` [PATCH v2 02/11] clk: k210: Rewrite to remove CCF Sean Anderson
2021-06-04  3:58 ` [PATCH v2 03/11] clk: k210: Move pll into the rest of the driver Sean Anderson
2021-06-04  3:58 ` [PATCH v2 04/11] clk: k210: Implement soc_clk_dump Sean Anderson
2021-06-04  3:58 ` [PATCH v2 05/11] clk: k210: Re-add support for setting rate Sean Anderson
2021-06-04  4:17   ` Sean Anderson
2021-06-04  3:58 ` [PATCH v2 06/11] clk: k210: Don't set PLL rates if we are already at the correct rate Sean Anderson
2021-06-04  3:58 ` [PATCH v2 07/11] clk: k210: Remove bypass driver Sean Anderson
2021-06-04  3:58 ` [PATCH v2 08/11] clk: k210: Move k210 clock out of its own subdirectory Sean Anderson
2021-06-04  3:58 ` [PATCH v2 09/11] k210: dts: Set PLL1 to the same rate as PLL0 Sean Anderson
2021-06-04  3:58 ` [PATCH v2 10/11] k210: Don't imply CCF Sean Anderson
2021-06-04  3:58 ` [PATCH v2 11/11] test: Add K210 PLL tests to sandbox defconfigs Sean Anderson
2021-06-04  4:28 ` [PATCH v2 00/11] clk: k210: Rewrite K210 clock without CCF Damien Le Moal
2021-06-04  4:40   ` Sean Anderson
2021-06-10 18:00 ` Leo Liang [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20210610180059.GA4370@andestech.com \
    --to=ycliang@andestech.com \
    --cc=rick@andestech.com \
    --cc=seanga2@gmail.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.