All of lore.kernel.org
 help / color / mirror / Atom feed
From: Leo Liang <ycliang@andestech.com>
To: Tianrui Wei <tianrui-wei@outlook.com>
Cc: "u-boot@lists.denx.de" <u-boot@lists.denx.de>
Subject: Re: [PATCH v9 1/2] board: riscv: add openpiton-riscv64 SoC support
Date: Wed, 30 Jun 2021 15:49:00 +0800	[thread overview]
Message-ID: <20210630074900.GA382@andestech.com> (raw)
In-Reply-To: <SY4PR01MB6798313B00B2F0AFB8095801F6019@SY4PR01MB6798.ausprd01.prod.outlook.com>

On Wed, Jun 30, 2021 at 03:43:07PM +0800, Tianrui Wei wrote:
> This patch adds openpiton-riscv64 SOC support. In particular, this
> board supports a standard bootflow through zsbl->u-boot SPL->
> opensbi->u-boot proper->Linux. There are separate defconfigs for
> building u-boot SPL and u-boot proper
> 
> Signed-off-by: Tianrui Wei <tianrui-wei@outlook.com>
> Signed-off-by: Jonathan Balkind <jbalkind@ucsb.edu>
> ---
>  arch/riscv/Kconfig                          |   4 +
>  arch/riscv/dts/Makefile                     |   1 +
>  arch/riscv/dts/openpiton-riscv64.dts        | 153 ++++++++
>  board/openpiton/riscv64/Kconfig             |  40 +++
>  board/openpiton/riscv64/MAINTAINERS         |   8 +
>  board/openpiton/riscv64/Makefile            |   5 +
>  board/openpiton/riscv64/openpiton-riscv64.c |  33 ++
>  configs/openpiton_riscv64_defconfig         |  76 ++++
>  configs/openpiton_riscv64_spl_defconfig     |  87 +++++
>  doc/board/index.rst                         |   1 +
>  doc/board/openpiton/index.rst               |   9 +
>  doc/board/openpiton/riscv64.rst             | 376 ++++++++++++++++++++
>  include/configs/openpiton-riscv64.h         |  61 ++++
>  13 files changed, 854 insertions(+)
>  create mode 100644 arch/riscv/dts/openpiton-riscv64.dts
>  create mode 100644 board/openpiton/riscv64/Kconfig
>  create mode 100644 board/openpiton/riscv64/MAINTAINERS
>  create mode 100644 board/openpiton/riscv64/Makefile
>  create mode 100644 board/openpiton/riscv64/openpiton-riscv64.c
>  create mode 100644 configs/openpiton_riscv64_defconfig
>  create mode 100644 configs/openpiton_riscv64_spl_defconfig
>  create mode 100644 doc/board/openpiton/index.rst
>  create mode 100644 doc/board/openpiton/riscv64.rst
>  create mode 100644 include/configs/openpiton-riscv64.h

Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>

  reply	other threads:[~2021-06-30  7:49 UTC|newest]

Thread overview: 3+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
     [not found] <20210630074308.24140-1-tianrui-wei@outlook.com>
2021-06-30  7:43 ` [PATCH v9 1/2] board: riscv: add openpiton-riscv64 SoC support Tianrui Wei
2021-06-30  7:49   ` Leo Liang [this message]
2021-06-30  7:43 ` [PATCH v9 2/2] mmc: openpiton: add piton_mmc driver Tianrui Wei

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20210630074900.GA382@andestech.com \
    --to=ycliang@andestech.com \
    --cc=tianrui-wei@outlook.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.