* [PATCH] drm/amdgpu: Change the imprecise output
@ 2021-07-22 7:13 Roy Sun
2021-07-22 8:48 ` Zhou, Peng Ju
0 siblings, 1 reply; 2+ messages in thread
From: Roy Sun @ 2021-07-22 7:13 UTC (permalink / raw)
To: amd-gfx; +Cc: Roy Sun
The fail reason is that the vfgate is disabled
Signed-off-by: Roy Sun <Roy.Sun@amd.com>
---
drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
index 9f3d82dfb79c..f94ef15b3166 100644
--- a/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
@@ -56,7 +56,7 @@
#define GFX10_NUM_GFX_RINGS_Sienna_Cichlid 1
#define GFX10_MEC_HPD_SIZE 2048
-#define RLCG_INTERFACE_NOT_ENABLED 0x4000000
+#define RLCG_VFGATE_DISABLED 0x4000000
#define RLCG_WRONG_OPERATION_TYPE 0x2000000
#define RLCG_NOT_IN_RANGE 0x1000000
@@ -1571,8 +1571,8 @@ static u32 gfx_v10_rlcg_rw(struct amdgpu_device *adev, u32 offset, u32 v, uint32
if (i >= retries) {
if (RLCG_ERROR_REPORT_ENABLED(adev)) {
- if (tmp & RLCG_INTERFACE_NOT_ENABLED)
- pr_err("The interface is not enabled, program reg:0x%05x failed!\n", offset);
+ if (tmp & RLCG_VFGATE_DISABLED)
+ pr_err("The vfgate is disabled, program reg:0x%05x failed!\n", offset);
else if (tmp & RLCG_WRONG_OPERATION_TYPE)
pr_err("Wrong operation type, program reg:0x%05x failed!\n", offset);
else if (tmp & RLCG_NOT_IN_RANGE)
--
2.32.0
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
^ permalink raw reply related [flat|nested] 2+ messages in thread
* RE: [PATCH] drm/amdgpu: Change the imprecise output
2021-07-22 7:13 [PATCH] drm/amdgpu: Change the imprecise output Roy Sun
@ 2021-07-22 8:48 ` Zhou, Peng Ju
0 siblings, 0 replies; 2+ messages in thread
From: Zhou, Peng Ju @ 2021-07-22 8:48 UTC (permalink / raw)
To: Sun, Roy, amd-gfx@lists.freedesktop.org; +Cc: Sun, Roy
[AMD Official Use Only]
Reviewed-by: Peng Ju Zhou <PengJu.Zhou@amd.com>
> -----Original Message-----
> From: amd-gfx <amd-gfx-bounces@lists.freedesktop.org> On Behalf Of Roy Sun
> Sent: Thursday, July 22, 2021 3:14 PM
> To: amd-gfx@lists.freedesktop.org
> Cc: Sun, Roy <Roy.Sun@amd.com>
> Subject: [PATCH] drm/amdgpu: Change the imprecise output
>
> The fail reason is that the vfgate is disabled
>
> Signed-off-by: Roy Sun <Roy.Sun@amd.com>
> ---
> drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c | 6 +++---
> 1 file changed, 3 insertions(+), 3 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
> b/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
> index 9f3d82dfb79c..f94ef15b3166 100644
> --- a/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
> @@ -56,7 +56,7 @@
> #define GFX10_NUM_GFX_RINGS_Sienna_Cichlid 1
> #define GFX10_MEC_HPD_SIZE 2048
>
> -#define RLCG_INTERFACE_NOT_ENABLED 0x4000000
> +#define RLCG_VFGATE_DISABLED 0x4000000
> #define RLCG_WRONG_OPERATION_TYPE 0x2000000
> #define RLCG_NOT_IN_RANGE 0x1000000
>
> @@ -1571,8 +1571,8 @@ static u32 gfx_v10_rlcg_rw(struct amdgpu_device
> *adev, u32 offset, u32 v, uint32
>
> if (i >= retries) {
> if (RLCG_ERROR_REPORT_ENABLED(adev)) {
> - if (tmp & RLCG_INTERFACE_NOT_ENABLED)
> - pr_err("The interface is not enabled,
> program reg:0x%05x failed!\n", offset);
> + if (tmp & RLCG_VFGATE_DISABLED)
> + pr_err("The vfgate is disabled,
> program reg:0x%05x failed!\n", offset);
> else if (tmp &
> RLCG_WRONG_OPERATION_TYPE)
> pr_err("Wrong operation type,
> program reg:0x%05x failed!\n", offset);
> else if (tmp & RLCG_NOT_IN_RANGE)
> --
> 2.32.0
>
> _______________________________________________
> amd-gfx mailing list
> amd-gfx@lists.freedesktop.org
> https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Flists.fr
> eedesktop.org%2Fmailman%2Flistinfo%2Famd-
> gfx&data=04%7C01%7CPengju.Zhou%40amd.com%7C5767a32458114913
> dc8608d94ce0458a%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C6
> 37625348403108644%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDA
> iLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C1000&sdata=Hs
> Cx%2B9B3pIvGnov0I3mnxZOEKE7%2FvFf3JhpYl8BI6ko%3D&reserved=0
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2021-07-22 8:48 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2021-07-22 7:13 [PATCH] drm/amdgpu: Change the imprecise output Roy Sun
2021-07-22 8:48 ` Zhou, Peng Ju
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.