From: Mayuresh Chitale <mchitale@ventanamicro.com>
To: qemu-devel@nongnu.org, qemu-riscv@nongnu.org
Cc: Mayuresh Chitale <mchitale@ventanamicro.com>
Subject: [RFC PATCH v1 3/3] docs: pcie: RCEC
Date: Thu, 9 Sep 2021 16:32:21 +0530 [thread overview]
Message-ID: <20210909110221.703-4-mchitale@ventanamicro.com> (raw)
In-Reply-To: <20210909110221.703-1-mchitale@ventanamicro.com>
Update root bus section to include information on how to
enable PCIe RCEC for any given machine.
Signed-off-by: Mayuresh Chitale <mchitale@ventanamicro.com>
---
docs/pcie.txt | 16 +++++++++++-----
1 file changed, 11 insertions(+), 5 deletions(-)
diff --git a/docs/pcie.txt b/docs/pcie.txt
index 89e3502075..da5d7b676b 100644
--- a/docs/pcie.txt
+++ b/docs/pcie.txt
@@ -57,12 +57,14 @@ Place only the following kinds of devices directly on the Root Complex:
(4) Extra Root Complexes (pxb-pcie), if multiple PCI Express Root Buses
are needed.
+ (5) Root complex event collector (pcie-rcec).
+
pcie.0 bus
- ----------------------------------------------------------------------------
- | | | |
- ----------- ------------------ ------------------- --------------
- | PCI Dev | | PCIe Root Port | | PCIe-PCI Bridge | | pxb-pcie |
- ----------- ------------------ ------------------- --------------
+ ------------------------------------------------------------------------------------
+ | | | | |
+ ----------- ------------------ ------------------- -------------- -------------
+ | PCI Dev | | PCIe Root Port | | PCIe-PCI Bridge | | pxb-pcie | | PCIe RCEC |
+ ----------- ------------------ ------------------- -------------- -------------
2.1.1 To plug a device into pcie.0 as a Root Complex Integrated Endpoint use:
-device <dev>[,bus=pcie.0]
@@ -72,6 +74,10 @@ Place only the following kinds of devices directly on the Root Complex:
connected to the pcie.1 bus:
-device ioh3420,id=root_port1[,bus=pcie.1][,chassis=x][,slot=y][,addr=z] \
-device pcie-pci-bridge,id=pcie_pci_bridge1,bus=pcie.1
+2.1.3 To plug a PCIe RCEC into pcie.0 use:
+ -device pcie-rcec
+ PCIe RCEC must always be the first device on the root bus, pcie.0. So any RCiEP
+ devices plugged into pcie.0 must appear after the rcec in the command line.
2.2 PCI Express only hierarchy
--
2.17.1
prev parent reply other threads:[~2021-09-09 11:03 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-09-09 11:02 [RFC PATCH v1 0/3] PCIe Root complex event collector Mayuresh Chitale
2021-09-09 11:02 ` [RFC PATCH v1 1/3] hw/pci/pcie.c: modify PCIe Express capability for RCiEP and RCEC Mayuresh Chitale
2021-09-09 11:02 ` [RFC PATCH v1 2/3] hw/pci: Add PCIe RCEC support Mayuresh Chitale
2021-09-09 11:02 ` Mayuresh Chitale [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210909110221.703-4-mchitale@ventanamicro.com \
--to=mchitale@ventanamicro.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.