All of lore.kernel.org
 help / color / mirror / Atom feed
From: Jonathan Cameron via <qemu-devel@nongnu.org>
To: Jonathan Cameron via <qemu-devel@nongnu.org>
Cc: Jonathan Cameron <Jonathan.Cameron@huawei.com>,
	Marcel Apfelbaum <marcel@redhat.com>,
	"Michael S . Tsirkin" <mst@redhat.com>,
	Jiahui Cen <cenjiahui@huawei.com>,
	Peter Maydell <peter.maydell@linaro.org>,
	"Igor Mammedov" <imammedo@redhat.com>
Subject: Re: [PATCH] hw/pci-bridge/pxb: Fix missing swizzle
Date: Thu, 17 Feb 2022 14:05:37 +0000	[thread overview]
Message-ID: <20220217140537.0000441e@Huawei.com> (raw)
In-Reply-To: <20220118174855.19325-1-Jonathan.Cameron@huawei.com>

On Tue, 18 Jan 2022 17:48:55 +0000
Jonathan Cameron via <qemu-devel@nongnu.org> wrote:

> From: Jonathan Cameron <jonathan.cameron@huawei.com>
> 
> pxb_map_irq_fn() handled the necessary removal of the swizzle
> applied to the PXB interrupts by the bus to which it was attached
> but neglected to apply the normal swizzle for PCI root ports
> on the expander bridge.
> 
> Result of this was on ARM virt, the PME interrupts for a second
> RP on a PXB instance were miss-routed to #45 rather than #46.
> 
> Tested with a selection of different configurations with 1 to 5
> RP per PXB instance.  Note on my x86 test setup the PME interrupts
> are not triggered so I haven't been able to test this.
> 
> Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
> Cc: Michael S. Tsirkin <mst@redhat.com>
> Cc: Marcel Apfelbaum <marcel.apfelbaum@gmail.com>

Ping.

> ---
>  hw/pci-bridge/pci_expander_bridge.c | 6 ++++++
>  1 file changed, 6 insertions(+)
> 
> diff --git a/hw/pci-bridge/pci_expander_bridge.c b/hw/pci-bridge/pci_expander_bridge.c
> index 10e6e7c2ab..de932286b5 100644
> --- a/hw/pci-bridge/pci_expander_bridge.c
> +++ b/hw/pci-bridge/pci_expander_bridge.c
> @@ -192,6 +192,12 @@ static int pxb_map_irq_fn(PCIDevice *pci_dev, int pin)
>  {
>      PCIDevice *pxb = pci_get_bus(pci_dev)->parent_dev;
>  
> +    /*
> +     * First carry out normal swizzle to handle
> +     * multple root ports on a pxb instance.
> +     */
> +    pin = pci_swizzle_map_irq_fn(pci_dev, pin);
> +
>      /*
>       * The bios does not index the pxb slot number when
>       * it computes the IRQ because it resides on bus 0



      reply	other threads:[~2022-02-17 14:54 UTC|newest]

Thread overview: 2+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-01-18 17:48 [PATCH] hw/pci-bridge/pxb: Fix missing swizzle Jonathan Cameron via
2022-02-17 14:05 ` Jonathan Cameron via [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20220217140537.0000441e@Huawei.com \
    --to=qemu-devel@nongnu.org \
    --cc=Jonathan.Cameron@huawei.com \
    --cc=cenjiahui@huawei.com \
    --cc=imammedo@redhat.com \
    --cc=marcel@redhat.com \
    --cc=mst@redhat.com \
    --cc=peter.maydell@linaro.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.