From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 189D2C433F5 for ; Fri, 25 Feb 2022 12:05:39 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=iz/0KkctkGTsHhVtg0xB8niuTuYmkvOYBVjkZrJiWEY=; b=TuNmkmt4qQZD8E 9cdTdoSZH9OQwMPW/7e4kBJtHf3R9lwD09ecdcbUVjXvirjKUgZSp8/P+/Oa8zYTNBYE0e1NSCojZ HbB6VByD5t/Zz/A7BIqcdg4xkDko9EWNgf34tOmF7Xrx9mXAIG49x25iSekYdzgwQgwC+O4ZbBLVd GWo586dC+6O3SW0maJjVKnnTtkz+nmsN6RbbwTZyRDwNs5tjX6VDrcICtlJEbRAmx9sRNa8YZLPgm irWaO/EHmx8tLwNWYml/YtOILSKDyl3F+FtkTQj5/wTeoKFE1LC6TkU+9/G/EmEfkxSyXarQRn046 2xL5jjtpRjLDbrEpUi6A==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1nNZKk-004lb1-67; Fri, 25 Feb 2022 12:04:26 +0000 Received: from lelv0142.ext.ti.com ([198.47.23.249]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1nNZJs-004lEF-Ll for linux-arm-kernel@lists.infradead.org; Fri, 25 Feb 2022 12:03:34 +0000 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 21PC3TsP096819; Fri, 25 Feb 2022 06:03:29 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1645790609; bh=hKtO9IwYz+6pKvtPWtRq/HdJPpeFtlN5NvjTXMSR1+w=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=V7Qtr5Mph0qNx9O8FFbcM6qiG5XtxdTB9gbXRtGuQQXnpqF2EZDWV1wmeX18Rbe/g 0eiabR/Vb+zmfU/s6j6+htuU5T//Glef1nHKZj+lqHou/gvz3/VGfKDJBJRRBIqyfj Pkq5biUWEI27OIU937QRaWqfQWUm7VO4kEJzenjE= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 21PC3TNU045678 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 25 Feb 2022 06:03:29 -0600 Received: from DLEE107.ent.ti.com (157.170.170.37) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14; Fri, 25 Feb 2022 06:03:29 -0600 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14 via Frontend Transport; Fri, 25 Feb 2022 06:03:27 -0600 Received: from ula0132425.ent.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 21PC36mf046680; Fri, 25 Feb 2022 06:03:25 -0600 From: Vignesh Raghavendra To: Nishanth Menon , Vignesh Raghavendra CC: Tero Kristo , Rob Herring , Krzysztof Kozlowski , Santosh Shilimkar , Marc Zyngier , , , Subject: [PATCH v3 5/5] arm64: dts: ti: Add support for AM62-SK Date: Fri, 25 Feb 2022 17:32:39 +0530 Message-ID: <20220225120239.1303821-6-vigneshr@ti.com> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220225120239.1303821-1-vigneshr@ti.com> References: <20220225120239.1303821-1-vigneshr@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220225_040332_834309_CEED8A64 X-CRM114-Status: GOOD ( 15.65 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org RnJvbTogTmlzaGFudGggTWVub24gPG5tQHRpLmNvbT4KCkFNNjIgU3RhcnRlcktpdCAoU0spIGJv YXJkIGlzIGEgbG93IGNvc3QsIHNtYWxsIGZvcm0gZmFjdG9yIGJvYXJkCmRlc2lnbmVkIGZvciBU SeKAmXMgQU02MjUgU29DLiBJdCBzdXBwb3J0cyB0aGUgZm9sbG93aW5nIGludGVyZmFjZXM6Ciog MiBHQiBERFI0IFJBTQoqIHgyIEdpZ2FiaXQgRXRoZXJuZXQgaW50ZXJmYWNlcyBjYXBhYmxlIG9m IHdvcmtpbmcgaW4gU3dpdGNoIGFuZCBNQUMgbW9kZQoqIHgxIEhETUkgUG9ydCB3aXRoIGF1ZGlv ICsgeDEgT0xESS9MVkRTIERpc3BsYXkgaW50ZXJmYWNlIGZvciBEdWFsIERpc3BsYXkKKiB4MSBI ZWFkcGhvbmUgSmFjawoqIHgxIFVTQjIuMCBIdWIgd2l0aCB0d28gVHlwZSBBIGhvc3QgYW5kIHgx IFVTQiBUeXBlLUMgRFJQIFBvcnQKKiB4MSBVSFMtMSBjYXBhYmxlIMK1U0QgY2FyZCBzbG90Ciog Mi40LzUgR0h6IFdMQU4gKyBCbHVldG9vdGggNC4yIHRocm91Z2ggV0wxODM3CiogNTEyIE1iaXQg T1NQSSBmbGFzaAoqIHg0IFVBUlQgdGhyb3VnaCBVQVJULVVTQiBicmlkZ2UKKiBYRFMxMTAgZm9y IG9uYm9hcmQgSlRBRyBkZWJ1ZyB1c2luZyBVU0IKKiBUZW1wZXJhdHVyZSBzZW5zb3JzLCB1c2Vy IHB1c2ggYnV0dG9ucyBhbmQgTEVEcwoqIDQwLXBpbiBVc2VyIEV4cGFuc2lvbiBDb25uZWN0b3IK KiAyNC1waW4gaGVhZGVyIGZvciBwZXJpcGhlcmFscyBpbiBNQ1UgaXNsYW5kIChJMkMsIFVBUlQs IFNQSSwgSU8pCiogMjAtcGluIGhlYWRlciBmb3IgUHJvZ3JhbW1hYmxlIFJlYWx0aW1lIFVuaXQg KFBSVSkgSU8gcGlucwoqIDE1LXBpbiBDU0kgaGVhZGVyCgpBZGQgYmFzaWMgc3VwcG9ydCBmb3Ig QU02Mi1TSy4KClNjaGVtYXRpY3M6IGh0dHBzOi8vd3d3LnRpLmNvbS9saXQvemlwL3NwcnI0NDgK ClNpZ25lZC1vZmYtYnk6IE5pc2hhbnRoIE1lbm9uIDxubUB0aS5jb20+ClNpZ25lZC1vZmYtYnk6 IFZpZ25lc2ggUmFnaGF2ZW5kcmEgPHZpZ25lc2hyQHRpLmNvbT4KLS0tCiBhcmNoL2FybTY0L2Jv b3QvZHRzL3RpL01ha2VmaWxlICAgICAgICB8ICAgMiArCiBhcmNoL2FybTY0L2Jvb3QvZHRzL3Rp L2szLWFtNjI1LXNrLmR0cyB8IDIwNiArKysrKysrKysrKysrKysrKysrKysrKysrCiAyIGZpbGVz IGNoYW5nZWQsIDIwOCBpbnNlcnRpb25zKCspCiBjcmVhdGUgbW9kZSAxMDA2NDQgYXJjaC9hcm02 NC9ib290L2R0cy90aS9rMy1hbTYyNS1zay5kdHMKCmRpZmYgLS1naXQgYS9hcmNoL2FybTY0L2Jv b3QvZHRzL3RpL01ha2VmaWxlIGIvYXJjaC9hcm02NC9ib290L2R0cy90aS9NYWtlZmlsZQppbmRl eCA5MGJlNTExYmM0ZDA5Li4wMmU1ZDgwMzQ0ZDAwIDEwMDY0NAotLS0gYS9hcmNoL2FybTY0L2Jv b3QvZHRzL3RpL01ha2VmaWxlCisrKyBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvdGkvTWFrZWZpbGUK QEAgLTIxLDMgKzIxLDUgQEAgZHRiLSQoQ09ORklHX0FSQ0hfSzMpICs9IGszLWo3MjFzMi1jb21t b24tcHJvYy1ib2FyZC5kdGIKIAogZHRiLSQoQ09ORklHX0FSQ0hfSzMpICs9IGszLWFtNjQyLWV2 bS5kdGIKIGR0Yi0kKENPTkZJR19BUkNIX0szKSArPSBrMy1hbTY0Mi1zay5kdGIKKworZHRiLSQo Q09ORklHX0FSQ0hfSzMpICs9IGszLWFtNjI1LXNrLmR0YgpkaWZmIC0tZ2l0IGEvYXJjaC9hcm02 NC9ib290L2R0cy90aS9rMy1hbTYyNS1zay5kdHMgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL3RpL2sz LWFtNjI1LXNrLmR0cwpuZXcgZmlsZSBtb2RlIDEwMDY0NAppbmRleCAwMDAwMDAwMDAwMDAwLi4w ZGU0MTEzY2NkNWRlCi0tLSAvZGV2L251bGwKKysrIGIvYXJjaC9hcm02NC9ib290L2R0cy90aS9r My1hbTYyNS1zay5kdHMKQEAgLTAsMCArMSwyMDYgQEAKKy8vIFNQRFgtTGljZW5zZS1JZGVudGlm aWVyOiBHUEwtMi4wCisvKgorICogQU02MjUgU0s6IGh0dHBzOi8vd3d3LnRpLmNvbS9saXQvemlw L3NwcnI0NDgKKyAqCisgKiBDb3B5cmlnaHQgKEMpIDIwMjEtMjAyMiBUZXhhcyBJbnN0cnVtZW50 cyBJbmNvcnBvcmF0ZWQgLSBodHRwczovL3d3dy50aS5jb20vCisgKi8KKworL2R0cy12MS87CisK KyNpbmNsdWRlIDxkdC1iaW5kaW5ncy9sZWRzL2NvbW1vbi5oPgorI2luY2x1ZGUgPGR0LWJpbmRp bmdzL2dwaW8vZ3Bpby5oPgorI2luY2x1ZGUgImszLWFtNjI1LmR0c2kiCisKKy8geworCWNvbXBh dGlibGUgPSAgInRpLGFtNjI1LXNrIiwgInRpLGFtNjI1IjsKKwltb2RlbCA9ICJUZXhhcyBJbnN0 cnVtZW50cyBBTTYyNSBTSyI7CisKKwlhbGlhc2VzIHsKKwkJc2VyaWFsMiA9ICZtYWluX3VhcnQw OworCX07CisKKwljaG9zZW4geworCQlzdGRvdXQtcGF0aCA9ICJzZXJpYWwyOjExNTIwMG44IjsK KwkJYm9vdGFyZ3MgPSAiY29uc29sZT10dHlTMiwxMTUyMDBuOCBlYXJseWNvbj1uczE2NTUwYSxt bWlvMzIsMHgwMjgwMDAwMCI7CisJfTsKKworCW1lbW9yeUA4MDAwMDAwMCB7CisJCWRldmljZV90 eXBlID0gIm1lbW9yeSI7CisJCS8qIDJHIFJBTSAqLworCQlyZWcgPSA8MHgwMDAwMDAwMCAweDgw MDAwMDAwIDB4MDAwMDAwMDAgMHg4MDAwMDAwMD47CisKKwl9OworCisJcmVzZXJ2ZWQtbWVtb3J5 IHsKKwkJI2FkZHJlc3MtY2VsbHMgPSA8Mj47CisJCSNzaXplLWNlbGxzID0gPDI+OworCQlyYW5n ZXM7CisKKwkJc2VjdXJlX3RmYV9kZHI6IHRmYUA5ZTc4MDAwMCB7CisJCQlyZWcgPSA8MHgwMCAw eDllNzgwMDAwIDB4MDAgMHg4MDAwMD47CisJCQlhbGlnbm1lbnQgPSA8MHgxMDAwPjsKKwkJCW5v LW1hcDsKKwkJfTsKKworCQlzZWN1cmVfZGRyOiBvcHRlZUA5ZTgwMDAwMCB7CisJCQlyZWcgPSA8 MHgwMCAweDllODAwMDAwIDB4MDAgMHgwMTgwMDAwMD47IC8qIGZvciBPUC1URUUgKi8KKwkJCWFs aWdubWVudCA9IDwweDEwMDA+OworCQkJbm8tbWFwOworCQl9OworCisJCXdrdXBfcjVmc3MwX2Nv cmUwX2RtYV9tZW1vcnlfcmVnaW9uOiByNWYtZG1hLW1lbW9yeUA5ZGIwMDAwMCB7CisJCQljb21w YXRpYmxlID0gInNoYXJlZC1kbWEtcG9vbCI7CisJCQlyZWcgPSA8MHgwMCAweDlkYjAwMDAwIDB4 MDAgMHhjMDAwMDA+OworCQkJbm8tbWFwOworCQl9OworCX07CisKKwl2bWFpbl9wZDogcmVndWxh dG9yLTAgeworCQkvKiBUUFM2NTk4OCBQRCBDT05UUk9MTEVSIE9VVFBVVCAqLworCQljb21wYXRp YmxlID0gInJlZ3VsYXRvci1maXhlZCI7CisJCXJlZ3VsYXRvci1uYW1lID0gInZtYWluX3BkIjsK KwkJcmVndWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8NTAwMDAwMD47CisJCXJlZ3VsYXRvci1tYXgt bWljcm92b2x0ID0gPDUwMDAwMDA+OworCQlyZWd1bGF0b3ItYWx3YXlzLW9uOworCQlyZWd1bGF0 b3ItYm9vdC1vbjsKKwl9OworCisJdmNjXzV2MDogcmVndWxhdG9yLTEgeworCQkvKiBPdXRwdXQg b2YgTE0zNDkzNiAqLworCQljb21wYXRpYmxlID0gInJlZ3VsYXRvci1maXhlZCI7CisJCXJlZ3Vs YXRvci1uYW1lID0gInZjY181djAiOworCQlyZWd1bGF0b3ItbWluLW1pY3Jvdm9sdCA9IDw1MDAw MDAwPjsKKwkJcmVndWxhdG9yLW1heC1taWNyb3ZvbHQgPSA8NTAwMDAwMD47CisJCXZpbi1zdXBw bHkgPSA8JnZtYWluX3BkPjsKKwkJcmVndWxhdG9yLWFsd2F5cy1vbjsKKwkJcmVndWxhdG9yLWJv b3Qtb247CisJfTsKKworCXZjY18zdjNfc3lzOiByZWd1bGF0b3ItMiB7CisJCS8qIG91dHB1dCBv ZiBMTTYxNDYwLVExICovCisJCWNvbXBhdGlibGUgPSAicmVndWxhdG9yLWZpeGVkIjsKKwkJcmVn dWxhdG9yLW5hbWUgPSAidmNjXzN2M19zeXMiOworCQlyZWd1bGF0b3ItbWluLW1pY3Jvdm9sdCA9 IDwzMzAwMDAwPjsKKwkJcmVndWxhdG9yLW1heC1taWNyb3ZvbHQgPSA8MzMwMDAwMD47CisJCXZp bi1zdXBwbHkgPSA8JnZtYWluX3BkPjsKKwkJcmVndWxhdG9yLWFsd2F5cy1vbjsKKwkJcmVndWxh dG9yLWJvb3Qtb247CisJfTsKKworCWxlZHMgeworCQljb21wYXRpYmxlID0gImdwaW8tbGVkcyI7 CisJCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJCXBpbmN0cmwtMCA9IDwmdXNyX2xlZF9w aW5zX2RlZmF1bHQ+OworCisJCWxlZC0wIHsKKwkJCWxhYmVsID0gImFtNjItc2s6Z3JlZW46aGVh cnRiZWF0IjsKKwkJCWdwaW9zID0gPCZtYWluX2dwaW8xIDQ5IEdQSU9fQUNUSVZFX0hJR0g+Owor CQkJbGludXgsZGVmYXVsdC10cmlnZ2VyID0gImhlYXJ0YmVhdCI7CisJCQlmdW5jdGlvbiA9IExF RF9GVU5DVElPTl9IRUFSVEJFQVQ7CisJCQlkZWZhdWx0LXN0YXRlID0gIm9mZiI7CisJCX07CisJ fTsKK307CisKKyZtYWluX3BteDAgeworCW1haW5fdWFydDBfcGluc19kZWZhdWx0OiBtYWluLXVh cnQwLXBpbnMtZGVmYXVsdCB7CisJCXBpbmN0cmwtc2luZ2xlLHBpbnMgPSA8CisJCQlBTTYyWF9J T1BBRCgweDFjOCwgUElOX0lOUFVULCAwKSAvKiAoRDE0KSBVQVJUMF9SWEQgKi8KKwkJCUFNNjJY X0lPUEFEKDB4MWNjLCBQSU5fT1VUUFVULCAwKSAvKiAoRTE0KSBVQVJUMF9UWEQgKi8KKwkJPjsK Kwl9OworCisJbWFpbl9pMmMwX3BpbnNfZGVmYXVsdDogbWFpbi1pMmMwLXBpbnMtZGVmYXVsdCB7 CisJCXBpbmN0cmwtc2luZ2xlLHBpbnMgPSA8CisJCQlBTTYyWF9JT1BBRCgweDFlMCwgUElOX0lO UFVUX1BVTExVUCwgMCkgLyogKEIxNikgSTJDMF9TQ0wgKi8KKwkJCUFNNjJYX0lPUEFEKDB4MWU0 LCBQSU5fSU5QVVRfUFVMTFVQLCAwKSAvKiAoQTE2KSBJMkMwX1NEQSAqLworCQk+OworCX07CisK KwltYWluX2kyYzFfcGluc19kZWZhdWx0OiBtYWluLWkyYzEtcGlucy1kZWZhdWx0IHsKKwkJcGlu Y3RybC1zaW5nbGUscGlucyA9IDwKKwkJCUFNNjJYX0lPUEFEKDB4MWU4LCBQSU5fSU5QVVRfUFVM TFVQLCAwKSAvKiAoQjE3KSBJMkMxX1NDTCAqLworCQkJQU02MlhfSU9QQUQoMHgxZWMsIFBJTl9J TlBVVF9QVUxMVVAsIDApIC8qIChBMTcpIEkyQzFfU0RBICovCisJCT47CisJfTsKKworCXVzcl9s ZWRfcGluc19kZWZhdWx0OiB1c3ItbGVkLXBpbnMtZGVmYXVsdCB7CisJCXBpbmN0cmwtc2luZ2xl LHBpbnMgPSA8CisJCQlBTTYyWF9JT1BBRCgweDI0NCwgUElOX09VVFBVVCwgNykgLyogKEMxNykg TU1DMV9TRFdQLkdQSU8xXzQ5ICovCisJCT47CisJfTsKK307CisKKyZ3a3VwX3VhcnQwIHsKKwkv KiBXS1VQIFVBUlQwIGlzIHVzZWQgYnkgRE0gZmlybXdhcmUgKi8KKwlzdGF0dXMgPSAicmVzZXJ2 ZWQiOworfTsKKworJm1jdV91YXJ0MCB7CisJc3RhdHVzID0gImRpc2FibGVkIjsKK307CisKKyZt YWluX3VhcnQwIHsKKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCXBpbmN0cmwtMCA9IDwm bWFpbl91YXJ0MF9waW5zX2RlZmF1bHQ+OworfTsKKworJm1haW5fdWFydDEgeworCS8qIE1haW4g VUFSVDEgaXMgdXNlZCBieSBUSUZTIGZpcm13YXJlICovCisJc3RhdHVzID0gInJlc2VydmVkIjsK K307CisKKyZtYWluX3VhcnQyIHsKKwlzdGF0dXMgPSAiZGlzYWJsZWQiOworfTsKKworJm1haW5f dWFydDMgeworCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cit9OworCismbWFpbl91YXJ0NCB7CisJc3Rh dHVzID0gImRpc2FibGVkIjsKK307CisKKyZtYWluX3VhcnQ1IHsKKwlzdGF0dXMgPSAiZGlzYWJs ZWQiOworfTsKKworJm1haW5fdWFydDYgeworCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cit9OworCism bWN1X2kyYzAgeworCXN0YXR1cyA9ICJkaXNhYmxlZCI7Cit9OworCismd2t1cF9pMmMwIHsKKwlz dGF0dXMgPSAiZGlzYWJsZWQiOworfTsKKworJm1haW5faTJjMCB7CisJcGluY3RybC1uYW1lcyA9 ICJkZWZhdWx0IjsKKwlwaW5jdHJsLTAgPSA8Jm1haW5faTJjMF9waW5zX2RlZmF1bHQ+OworCWNs b2NrLWZyZXF1ZW5jeSA9IDw0MDAwMDA+OworfTsKKworJm1haW5faTJjMSB7CisJcGluY3RybC1u YW1lcyA9ICJkZWZhdWx0IjsKKwlwaW5jdHJsLTAgPSA8Jm1haW5faTJjMV9waW5zX2RlZmF1bHQ+ OworCWNsb2NrLWZyZXF1ZW5jeSA9IDw0MDAwMDA+OworfTsKKworJm1haW5faTJjMiB7CisJc3Rh dHVzID0gImRpc2FibGVkIjsKK307CisKKyZtYWluX2kyYzMgeworCXN0YXR1cyA9ICJkaXNhYmxl ZCI7Cit9OworCismbWFpbGJveDBfY2x1c3RlcjAgeworCW1ib3hfbTRfMDogbWJveC1tNC0wIHsK KwkJdGksbWJveC1yeCA9IDwwIDAgMD47CisJCXRpLG1ib3gtdHggPSA8MSAwIDA+OworCX07Cit9 OwotLSAKMi4zNS4xCgoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX18KbGludXgtYXJtLWtlcm5lbCBtYWlsaW5nIGxpc3QKbGludXgtYXJtLWtlcm5lbEBsaXN0 cy5pbmZyYWRlYWQub3JnCmh0dHA6Ly9saXN0cy5pbmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGlu Zm8vbGludXgtYXJtLWtlcm5lbAo= From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 681BAC433F5 for ; Fri, 25 Feb 2022 12:03:42 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240475AbiBYMEM (ORCPT ); Fri, 25 Feb 2022 07:04:12 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48760 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240466AbiBYMEH (ORCPT ); Fri, 25 Feb 2022 07:04:07 -0500 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0DB421B84E6; Fri, 25 Feb 2022 04:03:35 -0800 (PST) Received: from lelv0266.itg.ti.com ([10.180.67.225]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 21PC3TsP096819; Fri, 25 Feb 2022 06:03:29 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1645790609; bh=hKtO9IwYz+6pKvtPWtRq/HdJPpeFtlN5NvjTXMSR1+w=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=V7Qtr5Mph0qNx9O8FFbcM6qiG5XtxdTB9gbXRtGuQQXnpqF2EZDWV1wmeX18Rbe/g 0eiabR/Vb+zmfU/s6j6+htuU5T//Glef1nHKZj+lqHou/gvz3/VGfKDJBJRRBIqyfj Pkq5biUWEI27OIU937QRaWqfQWUm7VO4kEJzenjE= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 21PC3TNU045678 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 25 Feb 2022 06:03:29 -0600 Received: from DLEE107.ent.ti.com (157.170.170.37) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14; Fri, 25 Feb 2022 06:03:29 -0600 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14 via Frontend Transport; Fri, 25 Feb 2022 06:03:27 -0600 Received: from ula0132425.ent.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 21PC36mf046680; Fri, 25 Feb 2022 06:03:25 -0600 From: Vignesh Raghavendra To: Nishanth Menon , Vignesh Raghavendra CC: Tero Kristo , Rob Herring , Krzysztof Kozlowski , Santosh Shilimkar , Marc Zyngier , , , Subject: [PATCH v3 5/5] arm64: dts: ti: Add support for AM62-SK Date: Fri, 25 Feb 2022 17:32:39 +0530 Message-ID: <20220225120239.1303821-6-vigneshr@ti.com> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220225120239.1303821-1-vigneshr@ti.com> References: <20220225120239.1303821-1-vigneshr@ti.com> MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Nishanth Menon AM62 StarterKit (SK) board is a low cost, small form factor board designed for TI’s AM625 SoC. It supports the following interfaces: * 2 GB DDR4 RAM * x2 Gigabit Ethernet interfaces capable of working in Switch and MAC mode * x1 HDMI Port with audio + x1 OLDI/LVDS Display interface for Dual Display * x1 Headphone Jack * x1 USB2.0 Hub with two Type A host and x1 USB Type-C DRP Port * x1 UHS-1 capable µSD card slot * 2.4/5 GHz WLAN + Bluetooth 4.2 through WL1837 * 512 Mbit OSPI flash * x4 UART through UART-USB bridge * XDS110 for onboard JTAG debug using USB * Temperature sensors, user push buttons and LEDs * 40-pin User Expansion Connector * 24-pin header for peripherals in MCU island (I2C, UART, SPI, IO) * 20-pin header for Programmable Realtime Unit (PRU) IO pins * 15-pin CSI header Add basic support for AM62-SK. Schematics: https://www.ti.com/lit/zip/sprr448 Signed-off-by: Nishanth Menon Signed-off-by: Vignesh Raghavendra --- arch/arm64/boot/dts/ti/Makefile | 2 + arch/arm64/boot/dts/ti/k3-am625-sk.dts | 206 +++++++++++++++++++++++++ 2 files changed, 208 insertions(+) create mode 100644 arch/arm64/boot/dts/ti/k3-am625-sk.dts diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makefile index 90be511bc4d09..02e5d80344d00 100644 --- a/arch/arm64/boot/dts/ti/Makefile +++ b/arch/arm64/boot/dts/ti/Makefile @@ -21,3 +21,5 @@ dtb-$(CONFIG_ARCH_K3) += k3-j721s2-common-proc-board.dtb dtb-$(CONFIG_ARCH_K3) += k3-am642-evm.dtb dtb-$(CONFIG_ARCH_K3) += k3-am642-sk.dtb + +dtb-$(CONFIG_ARCH_K3) += k3-am625-sk.dtb diff --git a/arch/arm64/boot/dts/ti/k3-am625-sk.dts b/arch/arm64/boot/dts/ti/k3-am625-sk.dts new file mode 100644 index 0000000000000..0de4113ccd5de --- /dev/null +++ b/arch/arm64/boot/dts/ti/k3-am625-sk.dts @@ -0,0 +1,206 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * AM625 SK: https://www.ti.com/lit/zip/sprr448 + * + * Copyright (C) 2021-2022 Texas Instruments Incorporated - https://www.ti.com/ + */ + +/dts-v1/; + +#include +#include +#include "k3-am625.dtsi" + +/ { + compatible = "ti,am625-sk", "ti,am625"; + model = "Texas Instruments AM625 SK"; + + aliases { + serial2 = &main_uart0; + }; + + chosen { + stdout-path = "serial2:115200n8"; + bootargs = "console=ttyS2,115200n8 earlycon=ns16550a,mmio32,0x02800000"; + }; + + memory@80000000 { + device_type = "memory"; + /* 2G RAM */ + reg = <0x00000000 0x80000000 0x00000000 0x80000000>; + + }; + + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + secure_tfa_ddr: tfa@9e780000 { + reg = <0x00 0x9e780000 0x00 0x80000>; + alignment = <0x1000>; + no-map; + }; + + secure_ddr: optee@9e800000 { + reg = <0x00 0x9e800000 0x00 0x01800000>; /* for OP-TEE */ + alignment = <0x1000>; + no-map; + }; + + wkup_r5fss0_core0_dma_memory_region: r5f-dma-memory@9db00000 { + compatible = "shared-dma-pool"; + reg = <0x00 0x9db00000 0x00 0xc00000>; + no-map; + }; + }; + + vmain_pd: regulator-0 { + /* TPS65988 PD CONTROLLER OUTPUT */ + compatible = "regulator-fixed"; + regulator-name = "vmain_pd"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + regulator-always-on; + regulator-boot-on; + }; + + vcc_5v0: regulator-1 { + /* Output of LM34936 */ + compatible = "regulator-fixed"; + regulator-name = "vcc_5v0"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + vin-supply = <&vmain_pd>; + regulator-always-on; + regulator-boot-on; + }; + + vcc_3v3_sys: regulator-2 { + /* output of LM61460-Q1 */ + compatible = "regulator-fixed"; + regulator-name = "vcc_3v3_sys"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + vin-supply = <&vmain_pd>; + regulator-always-on; + regulator-boot-on; + }; + + leds { + compatible = "gpio-leds"; + pinctrl-names = "default"; + pinctrl-0 = <&usr_led_pins_default>; + + led-0 { + label = "am62-sk:green:heartbeat"; + gpios = <&main_gpio1 49 GPIO_ACTIVE_HIGH>; + linux,default-trigger = "heartbeat"; + function = LED_FUNCTION_HEARTBEAT; + default-state = "off"; + }; + }; +}; + +&main_pmx0 { + main_uart0_pins_default: main-uart0-pins-default { + pinctrl-single,pins = < + AM62X_IOPAD(0x1c8, PIN_INPUT, 0) /* (D14) UART0_RXD */ + AM62X_IOPAD(0x1cc, PIN_OUTPUT, 0) /* (E14) UART0_TXD */ + >; + }; + + main_i2c0_pins_default: main-i2c0-pins-default { + pinctrl-single,pins = < + AM62X_IOPAD(0x1e0, PIN_INPUT_PULLUP, 0) /* (B16) I2C0_SCL */ + AM62X_IOPAD(0x1e4, PIN_INPUT_PULLUP, 0) /* (A16) I2C0_SDA */ + >; + }; + + main_i2c1_pins_default: main-i2c1-pins-default { + pinctrl-single,pins = < + AM62X_IOPAD(0x1e8, PIN_INPUT_PULLUP, 0) /* (B17) I2C1_SCL */ + AM62X_IOPAD(0x1ec, PIN_INPUT_PULLUP, 0) /* (A17) I2C1_SDA */ + >; + }; + + usr_led_pins_default: usr-led-pins-default { + pinctrl-single,pins = < + AM62X_IOPAD(0x244, PIN_OUTPUT, 7) /* (C17) MMC1_SDWP.GPIO1_49 */ + >; + }; +}; + +&wkup_uart0 { + /* WKUP UART0 is used by DM firmware */ + status = "reserved"; +}; + +&mcu_uart0 { + status = "disabled"; +}; + +&main_uart0 { + pinctrl-names = "default"; + pinctrl-0 = <&main_uart0_pins_default>; +}; + +&main_uart1 { + /* Main UART1 is used by TIFS firmware */ + status = "reserved"; +}; + +&main_uart2 { + status = "disabled"; +}; + +&main_uart3 { + status = "disabled"; +}; + +&main_uart4 { + status = "disabled"; +}; + +&main_uart5 { + status = "disabled"; +}; + +&main_uart6 { + status = "disabled"; +}; + +&mcu_i2c0 { + status = "disabled"; +}; + +&wkup_i2c0 { + status = "disabled"; +}; + +&main_i2c0 { + pinctrl-names = "default"; + pinctrl-0 = <&main_i2c0_pins_default>; + clock-frequency = <400000>; +}; + +&main_i2c1 { + pinctrl-names = "default"; + pinctrl-0 = <&main_i2c1_pins_default>; + clock-frequency = <400000>; +}; + +&main_i2c2 { + status = "disabled"; +}; + +&main_i2c3 { + status = "disabled"; +}; + +&mailbox0_cluster0 { + mbox_m4_0: mbox-m4-0 { + ti,mbox-rx = <0 0 0>; + ti,mbox-tx = <1 0 0>; + }; +}; -- 2.35.1