From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 69BF5C433F5 for ; Thu, 10 Mar 2022 10:41:05 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=nXqWhvtqt+NUkM8DjF1Ew7/kM8BZI1P2bFPwwHiyr7k=; b=j7JmiaOLIsNz0A htgLHifujSYUu+nvrw7/bF2nZJddx+Lx4/Z0LFG3ePyi+RaKbJihsl14qJlFuKSbiffUx8WXJGT1l Rl8XhY4Vkry8Rylb01DiXTaCRdmEKbEiX+Pke0GC0jxrlp//Mq+SEHO2QJI04EljwlVUY59asdftQ tMYU4YigDbRh9jB3IHh5xL3bpWT2UMz3nVMqOGKwHUm4V6UzwyJccklOIsOrfzq463dPVRhx8Cxoe VArm4jBUlLEo1yk0Z6WJDKvfuhr7fldcKXaI63yX5kxz77xD1LUv1q+jvlM03nu1wMJeXtXPMTCaK UHqUud//WTECt0KLrDSQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1nSGCv-00CRep-PZ; Thu, 10 Mar 2022 10:39:45 +0000 Received: from dfw.source.kernel.org ([139.178.84.217]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1nSGCr-00CRds-TW for linux-arm-kernel@lists.infradead.org; Thu, 10 Mar 2022 10:39:43 +0000 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id 6DB4C61178; Thu, 10 Mar 2022 10:39:41 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id DDB98C340E8; Thu, 10 Mar 2022 10:39:40 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1646908781; bh=VWVBHDjNII7WtVdQLshAf0KB/KSzDlt3zf3L3DxI29E=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=aC4zDMr8lyQ2UGX2o2Gs+5e2B+yNix8po7FkvrBHh7TEbwG2vD+VYRgOI87SnMqcB tR+HrULtxr1fzVoSsf4+ScZE/iSZhFHFfN4UQdTWS4X1gw4mp/ORARsQd9DDq0Tfq+ XfW3vl9iI7NJ27pV1IocE1bumi3DObbg058wEclgHaU1DXGcN/hfJ7wqL9P4iodaB7 KXQFbuoxBvd1jnUJhWgiRA8lBxW3rTYkCFEDWLusqvgldAhFIS5WBAwHR/1mij8ouO 8TFSvG0qgf6iEMVIsPGpFl+8WI/kUTEZvTwpR/Jo2TqjV+p5s8/4bp0/ipeAN4Oj4E zGZXbxZlswckg== Received: by pali.im (Postfix) id DD5EF7FC; Thu, 10 Mar 2022 11:39:37 +0100 (CET) From: =?UTF-8?q?Pali=20Roh=C3=A1r?= To: Andrew Lunn , Gregory Clement , =?UTF-8?q?Marek=20Beh=C3=BAn?= , Arnd Bergmann Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v3] arm64: dts: marvell: armada-37xx: Remap IO space to bus address 0x0 Date: Thu, 10 Mar 2022 11:39:23 +0100 Message-Id: <20220310103923.24847-1-pali@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20220218212526.16021-1-pali@kernel.org> References: <20220218212526.16021-1-pali@kernel.org> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220310_023942_053537_3DF30DBE X-CRM114-Status: GOOD ( 20.59 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org TGVnYWN5IGFuZCBvbGQgUENJIEkvTyBiYXNlZCBjYXJkcyBkbyBub3Qgc3VwcG9ydCAzMi1iaXQg SS9PIGFkZHJlc3NpbmcuCgpTaW5jZSBjb21taXQgNjRmMTYwZTE5ZTkyICgiUENJOiBhYXJkdmFy azogQ29uZmlndXJlIFBDSWUgcmVzb3VyY2VzIGZyb20KJ3JhbmdlcycgRFQgcHJvcGVydHkiKSBr ZXJuZWwgY2FuIHNldCBkaWZmZXJlbnQgUENJZSBhZGRyZXNzIG9uIENQVSBhbmQKZGlmZmVyZW50 IG9uIHRoZSBidXMgZm9yIHRoZSBvbmUgQTM3eHggYWRkcmVzcyBtYXBwaW5nIHdpdGhvdXQgYW55 IGZpcm13YXJlCnN1cHBvcnQgaW4gY2FzZSB0aGUgYnVzIGFkZHJlc3MgZG9lcyBub3QgY29uZmxp Y3Qgd2l0aCBvdGhlciBBMzd4eCBtYXBwaW5nLgoKU28gcmVtYXAgSS9PIHNwYWNlIHRvIHRoZSBi dXMgYWRkcmVzcyAweDAgdG8gZW5hYmxlIHN1cHBvcnQgZm9yIG9sZCBsZWdhY3kKSS9PIHBvcnQg YmFzZWQgY2FyZHMgd2hpY2ggaGF2ZSBoYXJkY29kZWQgSS9PIHBvcnRzIGluIGxvdyBhZGRyZXNz IHNwYWNlLgoKTm90ZSB0aGF0IEREUiBvbiBBMzd4eCBpcyBtYXBwZWQgdG8gYnVzIGFkZHJlc3Mg MHgwLiBBbmQgbWFwcGluZyBvZiBJL08Kc3BhY2UgY2FuIGJlIHNldCB0byBhZGRyZXNzIDB4MCB0 b28gYmVjYXVzZSBNRU0gc3BhY2UgYW5kIEkvTyBzcGFjZSBhcmUKc2VwYXJhdGUgYW5kIHNvIGRv IG5vdCBjb25mbGljdC4KClJlbWFwcGluZyBJTyBzcGFjZSBvbiBUdXJyaXMgTW94IHRvIGRpZmZl cmVudCBhZGRyZXNzIGlzIG5vdCBwb3NzaWJsZSB0bwpkdWUgYm9vdGxvYWRlciBidWcuCgpTaWdu ZWQtb2ZmLWJ5OiBQYWxpIFJvaMOhciA8cGFsaUBrZXJuZWwub3JnPgpSZXBvcnRlZC1ieTogQXJu ZCBCZXJnbWFubiA8YXJuZEBhcm5kYi5kZT4KRml4ZXM6IDc2ZjYzODZiMjVjYyAoImFybTY0OiBk dHM6IG1hcnZlbGw6IEFkZCBBYXJkdmFyayBQQ0llIHN1cHBvcnQgZm9yIEFybWFkYSAzNzAwIikK Q2M6IHN0YWJsZUB2Z2VyLmtlcm5lbC5vcmcgIyA2NGYxNjBlMTllOTIgKCJQQ0k6IGFhcmR2YXJr OiBDb25maWd1cmUgUENJZSByZXNvdXJjZXMgZnJvbSAncmFuZ2VzJyBEVCBwcm9wZXJ0eSIpCkNj OiBzdGFibGVAdmdlci5rZXJuZWwub3JnICMgNTE0ZWYxZTYyZDY1ICgiYXJtNjQ6IGR0czogbWFy dmVsbDogYXJtYWRhLTM3eHg6IEV4dGVuZCBQQ0llIE1FTSBzcGFjZSIpCgotLS0KQ2hhbmdlcyBp biB2MzoKKiBSZWJhc2Ugb24gdjUuMTctcmMxCgpDaGFuZ2VzIGluIHYyOgoqIERvIG5vdCByZW1h cCBJTyBzcGFjZSBvbiBUdXJyaXMgTW94Ci0tLQogYXJjaC9hcm02NC9ib290L2R0cy9tYXJ2ZWxs L2FybWFkYS0zNzIwLXR1cnJpcy1tb3guZHRzIHwgNyArKysrKystCiBhcmNoL2FybTY0L2Jvb3Qv ZHRzL21hcnZlbGwvYXJtYWRhLTM3eHguZHRzaSAgICAgICAgICAgfCAyICstCiAyIGZpbGVzIGNo YW5nZWQsIDcgaW5zZXJ0aW9ucygrKSwgMiBkZWxldGlvbnMoLSkKCmRpZmYgLS1naXQgYS9hcmNo L2FybTY0L2Jvb3QvZHRzL21hcnZlbGwvYXJtYWRhLTM3MjAtdHVycmlzLW1veC5kdHMgYi9hcmNo L2FybTY0L2Jvb3QvZHRzL21hcnZlbGwvYXJtYWRhLTM3MjAtdHVycmlzLW1veC5kdHMKaW5kZXgg MDRkYTA3YWU0NDIwLi40YjM3N2ZlODA3ZTAgMTAwNjQ0Ci0tLSBhL2FyY2gvYXJtNjQvYm9vdC9k dHMvbWFydmVsbC9hcm1hZGEtMzcyMC10dXJyaXMtbW94LmR0cworKysgYi9hcmNoL2FybTY0L2Jv b3QvZHRzL21hcnZlbGwvYXJtYWRhLTM3MjAtdHVycmlzLW1veC5kdHMKQEAgLTEzNiwxOSArMTM2 LDI0IEBACiAJc3RhdHVzID0gIm9rYXkiOwogCXJlc2V0LWdwaW9zID0gPCZncGlvc2IgMyBHUElP X0FDVElWRV9MT1c+OwogCS8qCiAJICogVS1Cb290IHBvcnQgZm9yIFR1cnJpcyBNb3ggaGFzIGEg YnVnIHdoaWNoIGFsd2F5cyBleHBlY3RzIHRoYXQgInJhbmdlcyIgRFQgcHJvcGVydHkKIAkgKiBj b250YWlucyBleGFjdGx5IDIgcmFuZ2VzIHdpdGggMyAoY2hpbGQpIGFkZHJlc3MgY2VsbHMsIDIg KHBhcmVudCkgYWRkcmVzcyBjZWxscyBhbmQKLQkgKiAyIHNpemUgY2VsbHMgYW5kIGFsc28gZXhw ZWN0cyB0aGF0IHRoZSBzZWNvbmQgcmFuZ2Ugc3RhcnRzIGF0IDE2IE1CIG9mZnNldC4gSWYgdGhl c2UKKwkgKiAyIHNpemUgY2VsbHMgYW5kIGFsc28gZXhwZWN0cyB0aGF0IHRoZSBzZWNvbmQgcmFu Z2Ugc3RhcnRzIGF0IDE2IE1CIG9mZnNldC4gQWxzbyBpdAorCSAqIGV4cGVjdHMgdGhhdCBmaXJz dCByYW5nZSB1c2VzIHNhbWUgYWRkcmVzcyBmb3IgUENJIChjaGlsZCkgYW5kIENQVSAocGFyZW50 KSBjZWxscyAoc28KKwkgKiBubyByZW1hcHBpbmcpIGFuZCB0aGF0IHRoaXMgYWRkcmVzcyBpcyB0 aGUgbG93ZXN0IGZyb20gYWxsIHNwZWNpZmllZCByYW5nZXMuIElmIHRoZXNlCiAJICogY29uZGl0 aW9ucyBhcmUgbm90IG1ldCB0aGVuIFUtQm9vdCBjcmFzaGVzIGR1cmluZyBsb2FkaW5nIGtlcm5l bCBEVEIgZmlsZS4gUENJZSBhZGRyZXNzCiAJICogc3BhY2UgaXMgMTI4IE1CIGxvbmcsIHNvIHRo ZSBiZXN0IHNwbGl0IGJldHdlZW4gTUVNIGFuZCBJTyBpcyB0byB1c2UgZml4ZWQgMTYgTUIgd2lu ZG93CiAJICogZm9yIElPIGFuZCB0aGUgcmVzdCAxMTIgTUIgKDY0KzMyKzE2KSBmb3IgTUVNLCBk ZXNwaXRlIHRoYXQgbWF4aW1hbCBJTyBzaXplIGlzIGp1c3QgNjQga0IuCiAJICogVGhpcyBidWcg aXMgbm90IHByZXNlbnQgaW4gVS1Cb290IHBvcnRzIGZvciBvdGhlciBBcm1hZGEgMzcwMCBkZXZp Y2VzIGFuZCBpcyBmaXhlZCBpbgogCSAqIFUtQm9vdCB2ZXJzaW9uIDIwMjEuMDcuIFNlZSByZWxl dmFudCBVLUJvb3QgY29tbWl0cyAodGhlIGxhc3Qgb25lIGNvbnRhaW5zIGZpeCk6CiAJICogaHR0 cHM6Ly9zb3VyY2UuZGVueC5kZS91LWJvb3QvdS1ib290Ly0vY29tbWl0L2NiMmRkYjI5MWVlNmZj YmRkZDZkOGY0ZmY0OTA4OWRmZTU4MGY1ZDcKIAkgKiBodHRwczovL3NvdXJjZS5kZW54LmRlL3Ut Ym9vdC91LWJvb3QvLS9jb21taXQvYzY0YWMzYjMxODVhZWIzODQ2Mjk3YWQ3MzkxZmM2ZGY4ZWNk NzNiZgogCSAqIGh0dHBzOi8vc291cmNlLmRlbnguZGUvdS1ib290L3UtYm9vdC8tL2NvbW1pdC80 YTgyZmNhOGUzMzAxNTcwODFmYzEzMmE1OTFlYmQ5OWJhMDJlZTMzCisJICogQnVnIHJlbGF0ZWQg dG8gcmVxdWlyZW1lbnQgb2Ygc2FtZSBjaGlsZCBhbmQgcGFyZW50IGFkZHJlc3NlcyBmb3IgZmly c3QgcmFuZ2UgaXMgZml4ZWQKKwkgKiBpbiBVLUJvb3QgdmVyc2lvbiAyMDIyLjA0IGJ5IGZvbGxv d2luZyBjb21taXQ6CisJICogaHR0cHM6Ly9zb3VyY2UuZGVueC5kZS91LWJvb3QvdS1ib290Ly0v Y29tbWl0LzFmZDU0MjUzYmNhN2Q0M2QwNDZiYmE0ODUzZmU1ZmFmZDAzNGJjMTcKIAkgKi8KIAkj YWRkcmVzcy1jZWxscyA9IDwzPjsKIAkjc2l6ZS1jZWxscyA9IDwyPjsKIAlyYW5nZXMgPSA8MHg4 MTAwMDAwMCAwIDB4ZTgwMDAwMDAgICAwIDB4ZTgwMDAwMDAgICAwIDB4MDEwMDAwMDAgICAvKiBQ b3J0IDAgSU8gKi8KIAkJICAweDgyMDAwMDAwIDAgMHhlOTAwMDAwMCAgIDAgMHhlOTAwMDAwMCAg IDAgMHgwNzAwMDAwMD47IC8qIFBvcnQgMCBNRU0gKi8KZGlmZiAtLWdpdCBhL2FyY2gvYXJtNjQv Ym9vdC9kdHMvbWFydmVsbC9hcm1hZGEtMzd4eC5kdHNpIGIvYXJjaC9hcm02NC9ib290L2R0cy9t YXJ2ZWxsL2FybWFkYS0zN3h4LmR0c2kKaW5kZXggNjczZjQ5MDZlZWY5Li5mYjc4ZWY2MTNiMjkg MTAwNjQ0Ci0tLSBhL2FyY2gvYXJtNjQvYm9vdC9kdHMvbWFydmVsbC9hcm1hZGEtMzd4eC5kdHNp CisrKyBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvbWFydmVsbC9hcm1hZGEtMzd4eC5kdHNpCkBAIC00 OTcsMTEgKzQ5NywxMSBAQAogCQkJICogd2l0aCBzaXplIGEgcG93ZXIgb2YgdHdvLiBVc2Ugb25l IDY0IEtpQiB3aW5kb3cgZm9yCiAJCQkgKiBJTyBhdCB0aGUgZW5kIGFuZCB0aGUgcmVtYWluaW5n IHNldmVuIHdpbmRvd3MKIAkJCSAqICh0b3RhbGluZyAxMjcgTWlCKSBmb3IgTUVNLgogCQkJICov CiAJCQlyYW5nZXMgPSA8MHg4MjAwMDAwMCAwIDB4ZTgwMDAwMDAgICAwIDB4ZTgwMDAwMDAgICAw IDB4MDdmMDAwMDAgICAvKiBQb3J0IDAgTUVNICovCi0JCQkJICAweDgxMDAwMDAwIDAgMHhlZmZm MDAwMCAgIDAgMHhlZmZmMDAwMCAgIDAgMHgwMDAxMDAwMD47IC8qIFBvcnQgMCBJTyAqLworCQkJ CSAgMHg4MTAwMDAwMCAwIDB4MDAwMDAwMDAgICAwIDB4ZWZmZjAwMDAgICAwIDB4MDAwMTAwMDA+ OyAvKiBQb3J0IDAgSU8gKi8KIAkJCWludGVycnVwdC1tYXAtbWFzayA9IDwwIDAgMCA3PjsKIAkJ CWludGVycnVwdC1tYXAgPSA8MCAwIDAgMSAmcGNpZV9pbnRjIDA+LAogCQkJCQk8MCAwIDAgMiAm cGNpZV9pbnRjIDE+LAogCQkJCQk8MCAwIDAgMyAmcGNpZV9pbnRjIDI+LAogCQkJCQk8MCAwIDAg NCAmcGNpZV9pbnRjIDM+OwotLSAKMi4yMC4xCgoKX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX18KbGludXgtYXJtLWtlcm5lbCBtYWlsaW5nIGxpc3QKbGludXgt YXJtLWtlcm5lbEBsaXN0cy5pbmZyYWRlYWQub3JnCmh0dHA6Ly9saXN0cy5pbmZyYWRlYWQub3Jn L21haWxtYW4vbGlzdGluZm8vbGludXgtYXJtLWtlcm5lbAo= From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8AF9FC433EF for ; Thu, 10 Mar 2022 10:39:49 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S241347AbiCJKks (ORCPT ); Thu, 10 Mar 2022 05:40:48 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48704 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241239AbiCJKkp (ORCPT ); Thu, 10 Mar 2022 05:40:45 -0500 Received: from sin.source.kernel.org (sin.source.kernel.org [145.40.73.55]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BF7FC5D1A1 for ; Thu, 10 Mar 2022 02:39:44 -0800 (PST) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sin.source.kernel.org (Postfix) with ESMTPS id 12DD0CE2314 for ; Thu, 10 Mar 2022 10:39:43 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id DDB98C340E8; Thu, 10 Mar 2022 10:39:40 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1646908781; bh=VWVBHDjNII7WtVdQLshAf0KB/KSzDlt3zf3L3DxI29E=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=aC4zDMr8lyQ2UGX2o2Gs+5e2B+yNix8po7FkvrBHh7TEbwG2vD+VYRgOI87SnMqcB tR+HrULtxr1fzVoSsf4+ScZE/iSZhFHFfN4UQdTWS4X1gw4mp/ORARsQd9DDq0Tfq+ XfW3vl9iI7NJ27pV1IocE1bumi3DObbg058wEclgHaU1DXGcN/hfJ7wqL9P4iodaB7 KXQFbuoxBvd1jnUJhWgiRA8lBxW3rTYkCFEDWLusqvgldAhFIS5WBAwHR/1mij8ouO 8TFSvG0qgf6iEMVIsPGpFl+8WI/kUTEZvTwpR/Jo2TqjV+p5s8/4bp0/ipeAN4Oj4E zGZXbxZlswckg== Received: by pali.im (Postfix) id DD5EF7FC; Thu, 10 Mar 2022 11:39:37 +0100 (CET) From: =?UTF-8?q?Pali=20Roh=C3=A1r?= To: Andrew Lunn , Gregory Clement , =?UTF-8?q?Marek=20Beh=C3=BAn?= , Arnd Bergmann Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v3] arm64: dts: marvell: armada-37xx: Remap IO space to bus address 0x0 Date: Thu, 10 Mar 2022 11:39:23 +0100 Message-Id: <20220310103923.24847-1-pali@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20220218212526.16021-1-pali@kernel.org> References: <20220218212526.16021-1-pali@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Legacy and old PCI I/O based cards do not support 32-bit I/O addressing. Since commit 64f160e19e92 ("PCI: aardvark: Configure PCIe resources from 'ranges' DT property") kernel can set different PCIe address on CPU and different on the bus for the one A37xx address mapping without any firmware support in case the bus address does not conflict with other A37xx mapping. So remap I/O space to the bus address 0x0 to enable support for old legacy I/O port based cards which have hardcoded I/O ports in low address space. Note that DDR on A37xx is mapped to bus address 0x0. And mapping of I/O space can be set to address 0x0 too because MEM space and I/O space are separate and so do not conflict. Remapping IO space on Turris Mox to different address is not possible to due bootloader bug. Signed-off-by: Pali Rohár Reported-by: Arnd Bergmann Fixes: 76f6386b25cc ("arm64: dts: marvell: Add Aardvark PCIe support for Armada 3700") Cc: stable@vger.kernel.org # 64f160e19e92 ("PCI: aardvark: Configure PCIe resources from 'ranges' DT property") Cc: stable@vger.kernel.org # 514ef1e62d65 ("arm64: dts: marvell: armada-37xx: Extend PCIe MEM space") --- Changes in v3: * Rebase on v5.17-rc1 Changes in v2: * Do not remap IO space on Turris Mox --- arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts | 7 ++++++- arch/arm64/boot/dts/marvell/armada-37xx.dtsi | 2 +- 2 files changed, 7 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts b/arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts index 04da07ae4420..4b377fe807e0 100644 --- a/arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts +++ b/arch/arm64/boot/dts/marvell/armada-3720-turris-mox.dts @@ -136,19 +136,24 @@ status = "okay"; reset-gpios = <&gpiosb 3 GPIO_ACTIVE_LOW>; /* * U-Boot port for Turris Mox has a bug which always expects that "ranges" DT property * contains exactly 2 ranges with 3 (child) address cells, 2 (parent) address cells and - * 2 size cells and also expects that the second range starts at 16 MB offset. If these + * 2 size cells and also expects that the second range starts at 16 MB offset. Also it + * expects that first range uses same address for PCI (child) and CPU (parent) cells (so + * no remapping) and that this address is the lowest from all specified ranges. If these * conditions are not met then U-Boot crashes during loading kernel DTB file. PCIe address * space is 128 MB long, so the best split between MEM and IO is to use fixed 16 MB window * for IO and the rest 112 MB (64+32+16) for MEM, despite that maximal IO size is just 64 kB. * This bug is not present in U-Boot ports for other Armada 3700 devices and is fixed in * U-Boot version 2021.07. See relevant U-Boot commits (the last one contains fix): * https://source.denx.de/u-boot/u-boot/-/commit/cb2ddb291ee6fcbddd6d8f4ff49089dfe580f5d7 * https://source.denx.de/u-boot/u-boot/-/commit/c64ac3b3185aeb3846297ad7391fc6df8ecd73bf * https://source.denx.de/u-boot/u-boot/-/commit/4a82fca8e330157081fc132a591ebd99ba02ee33 + * Bug related to requirement of same child and parent addresses for first range is fixed + * in U-Boot version 2022.04 by following commit: + * https://source.denx.de/u-boot/u-boot/-/commit/1fd54253bca7d43d046bba4853fe5fafd034bc17 */ #address-cells = <3>; #size-cells = <2>; ranges = <0x81000000 0 0xe8000000 0 0xe8000000 0 0x01000000 /* Port 0 IO */ 0x82000000 0 0xe9000000 0 0xe9000000 0 0x07000000>; /* Port 0 MEM */ diff --git a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi index 673f4906eef9..fb78ef613b29 100644 --- a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi +++ b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi @@ -497,11 +497,11 @@ * with size a power of two. Use one 64 KiB window for * IO at the end and the remaining seven windows * (totaling 127 MiB) for MEM. */ ranges = <0x82000000 0 0xe8000000 0 0xe8000000 0 0x07f00000 /* Port 0 MEM */ - 0x81000000 0 0xefff0000 0 0xefff0000 0 0x00010000>; /* Port 0 IO */ + 0x81000000 0 0x00000000 0 0xefff0000 0 0x00010000>; /* Port 0 IO */ interrupt-map-mask = <0 0 0 7>; interrupt-map = <0 0 0 1 &pcie_intc 0>, <0 0 0 2 &pcie_intc 1>, <0 0 0 3 &pcie_intc 2>, <0 0 0 4 &pcie_intc 3>; -- 2.20.1