From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id AB025C43334 for ; Wed, 6 Jul 2022 18:39:55 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=ArnJgZexDGqOBZ9Z67lcqLj1PWA7VxTGxXRA8awxSM8=; b=OYEWVnbCuV4iem 0gHk5mdyvZQ49Ma4JXqGm+POpCRT17/iBmkqd/6jmQGIJHq/XnraZgVUSI3Q90myt67cX98VpGXn5 PSuIQ5uVrhu8eyn7EdH5wEn8mGauIFVDJk1VQijZGjrXGTU6DrU2M/bUPTol1qR5GVTZtULmjzCvd Bsmp1N7MIhARx116PNzgxUwkiDamo2ou4skbNziKU3cdA9mmi8FbEpqR+Z+gcYnoDWk5+bWsBfQc4 B4Ss2oN1wHGjfgOGjU5T0gROy/5HS/BTglCluYRv0o5Gv0j/8Zx/nb08IXXoAWGy0BgI7isGfN5yB DWJ5x+xbYVQFhaW4GKpA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1o99vD-00C0qO-LS; Wed, 06 Jul 2022 18:38:47 +0000 Received: from ams.source.kernel.org ([145.40.68.75]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1o99rR-00BzEZ-J7 for linux-arm-kernel@lists.infradead.org; Wed, 06 Jul 2022 18:34:57 +0000 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id 33F34B81E88; Wed, 6 Jul 2022 18:34:52 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 862C6C3411C; Wed, 6 Jul 2022 18:34:51 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1657132491; bh=gRKNC28Ow6iuQIs/6Tu0nKNxRDdcxmSBhIZg45So5w0=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=Nc7V5ajOsZKJBrNG0tTThEDDspt1VOch+04i7sXUU/h6iAuHyvMHPu/xuGSQBRG8m hetT0bcGnRwrFs48YOT1nlCm9nzM36i5D/DtKoVyFDB+eoLE8hapsIYld/fodSRXRl kATxQ5k1bBn7F16VXX4pepHziJH2Ldv9uIo7pL/yqNrrMFZja790R9thoi2ltekufS Wp7dPMCbLIuycJLG6UwPx5KNpByCfdaA57f1upEHbKJdGngBKQ9xMF+LXPf3uzJEpG 2ZX/9xVe8yIXKINFbmc7exiMv1AGKj9BHKihMFs7ZHJlYB3C7lNg4hKDsiOK6nZK9R 2B29ZcD2Wmq8w== Received: by pali.im (Postfix) id 401A57BA; Wed, 6 Jul 2022 20:34:51 +0200 (CEST) From: =?UTF-8?q?Pali=20Roh=C3=A1r?= To: Andrew Lunn , Gregory Clement , Sebastian Hesselbarth , Rob Herring , =?UTF-8?q?Marek=20Beh=C3=BAn?= Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 06/11] ARM: dts: armada-xp-mv78260.dtsi: Add definitions for PCIe legacy INTx interrupts Date: Wed, 6 Jul 2022 20:31:09 +0200 Message-Id: <20220706183114.30783-7-pali@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20220706183114.30783-1-pali@kernel.org> References: <20220706183114.30783-1-pali@kernel.org> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220706_113453_961431_71A9E208 X-CRM114-Status: GOOD ( 12.09 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org U2lnbmVkLW9mZi1ieTogUGFsaSBSb2jDoXIgPHBhbGlAa2VybmVsLm9yZz4KLS0tCiBhcmNoL2Fy bS9ib290L2R0cy9hcm1hZGEteHAtbXY3ODI2MC5kdHNpIHwgMTI2ICsrKysrKysrKysrKysrKysr KystLS0tCiAxIGZpbGUgY2hhbmdlZCwgMTA4IGluc2VydGlvbnMoKyksIDE4IGRlbGV0aW9ucygt KQoKZGlmZiAtLWdpdCBhL2FyY2gvYXJtL2Jvb3QvZHRzL2FybWFkYS14cC1tdjc4MjYwLmR0c2kg Yi9hcmNoL2FybS9ib290L2R0cy9hcm1hZGEteHAtbXY3ODI2MC5kdHNpCmluZGV4IDJkODVmZThh YzMyNy4uMDcxNGFmNTJlNjA3IDEwMDY0NAotLS0gYS9hcmNoL2FybS9ib290L2R0cy9hcm1hZGEt eHAtbXY3ODI2MC5kdHNpCisrKyBiL2FyY2gvYXJtL2Jvb3QvZHRzL2FybWFkYS14cC1tdjc4MjYw LmR0c2kKQEAgLTk4LDE2ICs5OCwyNiBAQAogCQkJCXJlZyA9IDwweDA4MDAgMCAwIDAgMD47CiAJ CQkJI2FkZHJlc3MtY2VsbHMgPSA8Mz47CiAJCQkJI3NpemUtY2VsbHMgPSA8Mj47CisJCQkJaW50 ZXJydXB0LW5hbWVzID0gImludHgiOworCQkJCWludGVycnVwdHMtZXh0ZW5kZWQgPSA8Jm1waWMg NTg+OwogCQkJCSNpbnRlcnJ1cHQtY2VsbHMgPSA8MT47CiAJCQkJcmFuZ2VzID0gPDB4ODIwMDAw MDAgMCAwIDB4ODIwMDAwMDAgMHgxIDAgMSAwCiAJCQkJCSAgMHg4MTAwMDAwMCAwIDAgMHg4MTAw MDAwMCAweDEgMCAxIDA+OwogCQkJCWJ1cy1yYW5nZSA9IDwweDAwIDB4ZmY+OwotCQkJCWludGVy cnVwdC1tYXAtbWFzayA9IDwwIDAgMCAwPjsKLQkJCQlpbnRlcnJ1cHQtbWFwID0gPDAgMCAwIDAg Jm1waWMgNTg+OworCQkJCWludGVycnVwdC1tYXAtbWFzayA9IDwwIDAgMCA3PjsKKwkJCQlpbnRl cnJ1cHQtbWFwID0gPDAgMCAwIDEgJnBjaWUxX2ludGMgMD4sCisJCQkJCQk8MCAwIDAgMiAmcGNp ZTFfaW50YyAxPiwKKwkJCQkJCTwwIDAgMCAzICZwY2llMV9pbnRjIDI+LAorCQkJCQkJPDAgMCAw IDQgJnBjaWUxX2ludGMgMz47CiAJCQkJbWFydmVsbCxwY2llLXBvcnQgPSA8MD47CiAJCQkJbWFy dmVsbCxwY2llLWxhbmUgPSA8MD47CiAJCQkJY2xvY2tzID0gPCZnYXRlY2xrIDU+OwogCQkJCXN0 YXR1cyA9ICJkaXNhYmxlZCI7CisKKwkJCQlwY2llMV9pbnRjOiBpbnRlcnJ1cHQtY29udHJvbGxl ciB7CisJCQkJCWludGVycnVwdC1jb250cm9sbGVyOworCQkJCQkjaW50ZXJydXB0LWNlbGxzID0g PDE+OworCQkJCX07CiAJCQl9OwogCiAJCQlwY2llMjogcGNpZUAyLDAgewpAQCAtMTE2LDE2ICsx MjYsMjYgQEAKIAkJCQlyZWcgPSA8MHgxMDAwIDAgMCAwIDA+OwogCQkJCSNhZGRyZXNzLWNlbGxz ID0gPDM+OwogCQkJCSNzaXplLWNlbGxzID0gPDI+OworCQkJCWludGVycnVwdC1uYW1lcyA9ICJp bnR4IjsKKwkJCQlpbnRlcnJ1cHRzLWV4dGVuZGVkID0gPCZtcGljIDU5PjsKIAkJCQkjaW50ZXJy dXB0LWNlbGxzID0gPDE+OwogCQkJCXJhbmdlcyA9IDwweDgyMDAwMDAwIDAgMCAweDgyMDAwMDAw IDB4MiAwIDEgMAogCQkJCQkgIDB4ODEwMDAwMDAgMCAwIDB4ODEwMDAwMDAgMHgyIDAgMSAwPjsK IAkJCQlidXMtcmFuZ2UgPSA8MHgwMCAweGZmPjsKLQkJCQlpbnRlcnJ1cHQtbWFwLW1hc2sgPSA8 MCAwIDAgMD47Ci0JCQkJaW50ZXJydXB0LW1hcCA9IDwwIDAgMCAwICZtcGljIDU5PjsKKwkJCQlp bnRlcnJ1cHQtbWFwLW1hc2sgPSA8MCAwIDAgNz47CisJCQkJaW50ZXJydXB0LW1hcCA9IDwwIDAg MCAxICZwY2llMl9pbnRjIDA+LAorCQkJCQkJPDAgMCAwIDIgJnBjaWUyX2ludGMgMT4sCisJCQkJ CQk8MCAwIDAgMyAmcGNpZTJfaW50YyAyPiwKKwkJCQkJCTwwIDAgMCA0ICZwY2llMl9pbnRjIDM+ OwogCQkJCW1hcnZlbGwscGNpZS1wb3J0ID0gPDA+OwogCQkJCW1hcnZlbGwscGNpZS1sYW5lID0g PDE+OwogCQkJCWNsb2NrcyA9IDwmZ2F0ZWNsayA2PjsKIAkJCQlzdGF0dXMgPSAiZGlzYWJsZWQi OworCisJCQkJcGNpZTJfaW50YzogaW50ZXJydXB0LWNvbnRyb2xsZXIgeworCQkJCQlpbnRlcnJ1 cHQtY29udHJvbGxlcjsKKwkJCQkJI2ludGVycnVwdC1jZWxscyA9IDwxPjsKKwkJCQl9OwogCQkJ fTsKIAogCQkJcGNpZTM6IHBjaWVAMywwIHsKQEAgLTEzNCwxNiArMTU0LDI2IEBACiAJCQkJcmVn ID0gPDB4MTgwMCAwIDAgMCAwPjsKIAkJCQkjYWRkcmVzcy1jZWxscyA9IDwzPjsKIAkJCQkjc2l6 ZS1jZWxscyA9IDwyPjsKKwkJCQlpbnRlcnJ1cHQtbmFtZXMgPSAiaW50eCI7CisJCQkJaW50ZXJy dXB0cy1leHRlbmRlZCA9IDwmbXBpYyA2MD47CiAJCQkJI2ludGVycnVwdC1jZWxscyA9IDwxPjsK IAkJCQlyYW5nZXMgPSA8MHg4MjAwMDAwMCAwIDAgMHg4MjAwMDAwMCAweDMgMCAxIDAKIAkJCQkJ ICAweDgxMDAwMDAwIDAgMCAweDgxMDAwMDAwIDB4MyAwIDEgMD47CiAJCQkJYnVzLXJhbmdlID0g PDB4MDAgMHhmZj47Ci0JCQkJaW50ZXJydXB0LW1hcC1tYXNrID0gPDAgMCAwIDA+OwotCQkJCWlu dGVycnVwdC1tYXAgPSA8MCAwIDAgMCAmbXBpYyA2MD47CisJCQkJaW50ZXJydXB0LW1hcC1tYXNr ID0gPDAgMCAwIDc+OworCQkJCWludGVycnVwdC1tYXAgPSA8MCAwIDAgMSAmcGNpZTNfaW50YyAw PiwKKwkJCQkJCTwwIDAgMCAyICZwY2llM19pbnRjIDE+LAorCQkJCQkJPDAgMCAwIDMgJnBjaWUz X2ludGMgMj4sCisJCQkJCQk8MCAwIDAgNCAmcGNpZTNfaW50YyAzPjsKIAkJCQltYXJ2ZWxsLHBj aWUtcG9ydCA9IDwwPjsKIAkJCQltYXJ2ZWxsLHBjaWUtbGFuZSA9IDwyPjsKIAkJCQljbG9ja3Mg PSA8JmdhdGVjbGsgNz47CiAJCQkJc3RhdHVzID0gImRpc2FibGVkIjsKKworCQkJCXBjaWUzX2lu dGM6IGludGVycnVwdC1jb250cm9sbGVyIHsKKwkJCQkJaW50ZXJydXB0LWNvbnRyb2xsZXI7CisJ CQkJCSNpbnRlcnJ1cHQtY2VsbHMgPSA8MT47CisJCQkJfTsKIAkJCX07CiAKIAkJCXBjaWU0OiBw Y2llQDQsMCB7CkBAIC0xNTIsMTYgKzE4MiwyNiBAQAogCQkJCXJlZyA9IDwweDIwMDAgMCAwIDAg MD47CiAJCQkJI2FkZHJlc3MtY2VsbHMgPSA8Mz47CiAJCQkJI3NpemUtY2VsbHMgPSA8Mj47CisJ CQkJaW50ZXJydXB0LW5hbWVzID0gImludHgiOworCQkJCWludGVycnVwdHMtZXh0ZW5kZWQgPSA8 Jm1waWMgNjE+OwogCQkJCSNpbnRlcnJ1cHQtY2VsbHMgPSA8MT47CiAJCQkJcmFuZ2VzID0gPDB4 ODIwMDAwMDAgMCAwIDB4ODIwMDAwMDAgMHg0IDAgMSAwCiAJCQkJCSAgMHg4MTAwMDAwMCAwIDAg MHg4MTAwMDAwMCAweDQgMCAxIDA+OwogCQkJCWJ1cy1yYW5nZSA9IDwweDAwIDB4ZmY+OwotCQkJ CWludGVycnVwdC1tYXAtbWFzayA9IDwwIDAgMCAwPjsKLQkJCQlpbnRlcnJ1cHQtbWFwID0gPDAg MCAwIDAgJm1waWMgNjE+OworCQkJCWludGVycnVwdC1tYXAtbWFzayA9IDwwIDAgMCA3PjsKKwkJ CQlpbnRlcnJ1cHQtbWFwID0gPDAgMCAwIDEgJnBjaWU0X2ludGMgMD4sCisJCQkJCQk8MCAwIDAg MiAmcGNpZTRfaW50YyAxPiwKKwkJCQkJCTwwIDAgMCAzICZwY2llNF9pbnRjIDI+LAorCQkJCQkJ PDAgMCAwIDQgJnBjaWU0X2ludGMgMz47CiAJCQkJbWFydmVsbCxwY2llLXBvcnQgPSA8MD47CiAJ CQkJbWFydmVsbCxwY2llLWxhbmUgPSA8Mz47CiAJCQkJY2xvY2tzID0gPCZnYXRlY2xrIDg+Owog CQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7CisKKwkJCQlwY2llNF9pbnRjOiBpbnRlcnJ1cHQtY29u dHJvbGxlciB7CisJCQkJCWludGVycnVwdC1jb250cm9sbGVyOworCQkJCQkjaW50ZXJydXB0LWNl bGxzID0gPDE+OworCQkJCX07CiAJCQl9OwogCiAJCQlwY2llNTogcGNpZUA1LDAgewpAQCAtMTcw LDE2ICsyMTAsMjYgQEAKIAkJCQlyZWcgPSA8MHgyODAwIDAgMCAwIDA+OwogCQkJCSNhZGRyZXNz LWNlbGxzID0gPDM+OwogCQkJCSNzaXplLWNlbGxzID0gPDI+OworCQkJCWludGVycnVwdC1uYW1l cyA9ICJpbnR4IjsKKwkJCQlpbnRlcnJ1cHRzLWV4dGVuZGVkID0gPCZtcGljIDYyPjsKIAkJCQkj aW50ZXJydXB0LWNlbGxzID0gPDE+OwogCQkJCXJhbmdlcyA9IDwweDgyMDAwMDAwIDAgMCAweDgy MDAwMDAwIDB4NSAwIDEgMAogCQkJCQkgIDB4ODEwMDAwMDAgMCAwIDB4ODEwMDAwMDAgMHg1IDAg MSAwPjsKIAkJCQlidXMtcmFuZ2UgPSA8MHgwMCAweGZmPjsKLQkJCQlpbnRlcnJ1cHQtbWFwLW1h c2sgPSA8MCAwIDAgMD47Ci0JCQkJaW50ZXJydXB0LW1hcCA9IDwwIDAgMCAwICZtcGljIDYyPjsK KwkJCQlpbnRlcnJ1cHQtbWFwLW1hc2sgPSA8MCAwIDAgNz47CisJCQkJaW50ZXJydXB0LW1hcCA9 IDwwIDAgMCAxICZwY2llNV9pbnRjIDA+LAorCQkJCQkJPDAgMCAwIDIgJnBjaWU1X2ludGMgMT4s CisJCQkJCQk8MCAwIDAgMyAmcGNpZTVfaW50YyAyPiwKKwkJCQkJCTwwIDAgMCA0ICZwY2llNV9p bnRjIDM+OwogCQkJCW1hcnZlbGwscGNpZS1wb3J0ID0gPDE+OwogCQkJCW1hcnZlbGwscGNpZS1s YW5lID0gPDA+OwogCQkJCWNsb2NrcyA9IDwmZ2F0ZWNsayA5PjsKIAkJCQlzdGF0dXMgPSAiZGlz YWJsZWQiOworCisJCQkJcGNpZTVfaW50YzogaW50ZXJydXB0LWNvbnRyb2xsZXIgeworCQkJCQlp bnRlcnJ1cHQtY29udHJvbGxlcjsKKwkJCQkJI2ludGVycnVwdC1jZWxscyA9IDwxPjsKKwkJCQl9 OwogCQkJfTsKIAogCQkJcGNpZTY6IHBjaWVANiwwIHsKQEAgLTE4OCwxNiArMjM4LDI2IEBACiAJ CQkJcmVnID0gPDB4MzAwMCAwIDAgMCAwPjsKIAkJCQkjYWRkcmVzcy1jZWxscyA9IDwzPjsKIAkJ CQkjc2l6ZS1jZWxscyA9IDwyPjsKKwkJCQlpbnRlcnJ1cHQtbmFtZXMgPSAiaW50eCI7CisJCQkJ aW50ZXJydXB0cy1leHRlbmRlZCA9IDwmbXBpYyA2Mz47CiAJCQkJI2ludGVycnVwdC1jZWxscyA9 IDwxPjsKIAkJCQlyYW5nZXMgPSA8MHg4MjAwMDAwMCAwIDAgMHg4MjAwMDAwMCAweDYgMCAxIDAK IAkJCQkJICAweDgxMDAwMDAwIDAgMCAweDgxMDAwMDAwIDB4NiAwIDEgMD47CiAJCQkJYnVzLXJh bmdlID0gPDB4MDAgMHhmZj47Ci0JCQkJaW50ZXJydXB0LW1hcC1tYXNrID0gPDAgMCAwIDA+Owot CQkJCWludGVycnVwdC1tYXAgPSA8MCAwIDAgMCAmbXBpYyA2Mz47CisJCQkJaW50ZXJydXB0LW1h cC1tYXNrID0gPDAgMCAwIDc+OworCQkJCWludGVycnVwdC1tYXAgPSA8MCAwIDAgMSAmcGNpZTZf aW50YyAwPiwKKwkJCQkJCTwwIDAgMCAyICZwY2llNl9pbnRjIDE+LAorCQkJCQkJPDAgMCAwIDMg JnBjaWU2X2ludGMgMj4sCisJCQkJCQk8MCAwIDAgNCAmcGNpZTZfaW50YyAzPjsKIAkJCQltYXJ2 ZWxsLHBjaWUtcG9ydCA9IDwxPjsKIAkJCQltYXJ2ZWxsLHBjaWUtbGFuZSA9IDwxPjsKIAkJCQlj bG9ja3MgPSA8JmdhdGVjbGsgMTA+OwogCQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7CisKKwkJCQlw Y2llNl9pbnRjOiBpbnRlcnJ1cHQtY29udHJvbGxlciB7CisJCQkJCWludGVycnVwdC1jb250cm9s bGVyOworCQkJCQkjaW50ZXJydXB0LWNlbGxzID0gPDE+OworCQkJCX07CiAJCQl9OwogCiAJCQlw Y2llNzogcGNpZUA3LDAgewpAQCAtMjA2LDE2ICsyNjYsMjYgQEAKIAkJCQlyZWcgPSA8MHgzODAw IDAgMCAwIDA+OwogCQkJCSNhZGRyZXNzLWNlbGxzID0gPDM+OwogCQkJCSNzaXplLWNlbGxzID0g PDI+OworCQkJCWludGVycnVwdC1uYW1lcyA9ICJpbnR4IjsKKwkJCQlpbnRlcnJ1cHRzLWV4dGVu ZGVkID0gPCZtcGljIDY0PjsKIAkJCQkjaW50ZXJydXB0LWNlbGxzID0gPDE+OwogCQkJCXJhbmdl cyA9IDwweDgyMDAwMDAwIDAgMCAweDgyMDAwMDAwIDB4NyAwIDEgMAogCQkJCQkgIDB4ODEwMDAw MDAgMCAwIDB4ODEwMDAwMDAgMHg3IDAgMSAwPjsKIAkJCQlidXMtcmFuZ2UgPSA8MHgwMCAweGZm PjsKLQkJCQlpbnRlcnJ1cHQtbWFwLW1hc2sgPSA8MCAwIDAgMD47Ci0JCQkJaW50ZXJydXB0LW1h cCA9IDwwIDAgMCAwICZtcGljIDY0PjsKKwkJCQlpbnRlcnJ1cHQtbWFwLW1hc2sgPSA8MCAwIDAg Nz47CisJCQkJaW50ZXJydXB0LW1hcCA9IDwwIDAgMCAxICZwY2llN19pbnRjIDA+LAorCQkJCQkJ PDAgMCAwIDIgJnBjaWU3X2ludGMgMT4sCisJCQkJCQk8MCAwIDAgMyAmcGNpZTdfaW50YyAyPiwK KwkJCQkJCTwwIDAgMCA0ICZwY2llN19pbnRjIDM+OwogCQkJCW1hcnZlbGwscGNpZS1wb3J0ID0g PDE+OwogCQkJCW1hcnZlbGwscGNpZS1sYW5lID0gPDI+OwogCQkJCWNsb2NrcyA9IDwmZ2F0ZWNs ayAxMT47CiAJCQkJc3RhdHVzID0gImRpc2FibGVkIjsKKworCQkJCXBjaWU3X2ludGM6IGludGVy cnVwdC1jb250cm9sbGVyIHsKKwkJCQkJaW50ZXJydXB0LWNvbnRyb2xsZXI7CisJCQkJCSNpbnRl cnJ1cHQtY2VsbHMgPSA8MT47CisJCQkJfTsKIAkJCX07CiAKIAkJCXBjaWU4OiBwY2llQDgsMCB7 CkBAIC0yMjQsMTYgKzI5NCwyNiBAQAogCQkJCXJlZyA9IDwweDQwMDAgMCAwIDAgMD47CiAJCQkJ I2FkZHJlc3MtY2VsbHMgPSA8Mz47CiAJCQkJI3NpemUtY2VsbHMgPSA8Mj47CisJCQkJaW50ZXJy dXB0LW5hbWVzID0gImludHgiOworCQkJCWludGVycnVwdHMtZXh0ZW5kZWQgPSA8Jm1waWMgNjU+ OwogCQkJCSNpbnRlcnJ1cHQtY2VsbHMgPSA8MT47CiAJCQkJcmFuZ2VzID0gPDB4ODIwMDAwMDAg MCAwIDB4ODIwMDAwMDAgMHg4IDAgMSAwCiAJCQkJCSAgMHg4MTAwMDAwMCAwIDAgMHg4MTAwMDAw MCAweDggMCAxIDA+OwogCQkJCWJ1cy1yYW5nZSA9IDwweDAwIDB4ZmY+OwotCQkJCWludGVycnVw dC1tYXAtbWFzayA9IDwwIDAgMCAwPjsKLQkJCQlpbnRlcnJ1cHQtbWFwID0gPDAgMCAwIDAgJm1w aWMgNjU+OworCQkJCWludGVycnVwdC1tYXAtbWFzayA9IDwwIDAgMCA3PjsKKwkJCQlpbnRlcnJ1 cHQtbWFwID0gPDAgMCAwIDEgJnBjaWU4X2ludGMgMD4sCisJCQkJCQk8MCAwIDAgMiAmcGNpZThf aW50YyAxPiwKKwkJCQkJCTwwIDAgMCAzICZwY2llOF9pbnRjIDI+LAorCQkJCQkJPDAgMCAwIDQg JnBjaWU4X2ludGMgMz47CiAJCQkJbWFydmVsbCxwY2llLXBvcnQgPSA8MT47CiAJCQkJbWFydmVs bCxwY2llLWxhbmUgPSA8Mz47CiAJCQkJY2xvY2tzID0gPCZnYXRlY2xrIDEyPjsKIAkJCQlzdGF0 dXMgPSAiZGlzYWJsZWQiOworCisJCQkJcGNpZThfaW50YzogaW50ZXJydXB0LWNvbnRyb2xsZXIg eworCQkJCQlpbnRlcnJ1cHQtY29udHJvbGxlcjsKKwkJCQkJI2ludGVycnVwdC1jZWxscyA9IDwx PjsKKwkJCQl9OwogCQkJfTsKIAogCQkJcGNpZTk6IHBjaWVAOSwwIHsKQEAgLTI0MiwxNiArMzIy LDI2IEBACiAJCQkJcmVnID0gPDB4NDgwMCAwIDAgMCAwPjsKIAkJCQkjYWRkcmVzcy1jZWxscyA9 IDwzPjsKIAkJCQkjc2l6ZS1jZWxscyA9IDwyPjsKKwkJCQlpbnRlcnJ1cHQtbmFtZXMgPSAiaW50 eCI7CisJCQkJaW50ZXJydXB0cy1leHRlbmRlZCA9IDwmbXBpYyA5OT47CiAJCQkJI2ludGVycnVw dC1jZWxscyA9IDwxPjsKIAkJCQlyYW5nZXMgPSA8MHg4MjAwMDAwMCAwIDAgMHg4MjAwMDAwMCAw eDkgMCAxIDAKIAkJCQkJICAweDgxMDAwMDAwIDAgMCAweDgxMDAwMDAwIDB4OSAwIDEgMD47CiAJ CQkJYnVzLXJhbmdlID0gPDB4MDAgMHhmZj47Ci0JCQkJaW50ZXJydXB0LW1hcC1tYXNrID0gPDAg MCAwIDA+OwotCQkJCWludGVycnVwdC1tYXAgPSA8MCAwIDAgMCAmbXBpYyA5OT47CisJCQkJaW50 ZXJydXB0LW1hcC1tYXNrID0gPDAgMCAwIDc+OworCQkJCWludGVycnVwdC1tYXAgPSA8MCAwIDAg MSAmcGNpZTlfaW50YyAwPiwKKwkJCQkJCTwwIDAgMCAyICZwY2llOV9pbnRjIDE+LAorCQkJCQkJ PDAgMCAwIDMgJnBjaWU5X2ludGMgMj4sCisJCQkJCQk8MCAwIDAgNCAmcGNpZTlfaW50YyAzPjsK IAkJCQltYXJ2ZWxsLHBjaWUtcG9ydCA9IDwyPjsKIAkJCQltYXJ2ZWxsLHBjaWUtbGFuZSA9IDww PjsKIAkJCQljbG9ja3MgPSA8JmdhdGVjbGsgMjY+OwogCQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7 CisKKwkJCQlwY2llOV9pbnRjOiBpbnRlcnJ1cHQtY29udHJvbGxlciB7CisJCQkJCWludGVycnVw dC1jb250cm9sbGVyOworCQkJCQkjaW50ZXJydXB0LWNlbGxzID0gPDE+OworCQkJCX07CiAJCQl9 OwogCQl9OwogCi0tIAoyLjIwLjEKCgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fXwpsaW51eC1hcm0ta2VybmVsIG1haWxpbmcgbGlzdApsaW51eC1hcm0ta2Vy bmVsQGxpc3RzLmluZnJhZGVhZC5vcmcKaHR0cDovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFpbG1h bi9saXN0aW5mby9saW51eC1hcm0ta2VybmVsCg== From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1205BCCA473 for ; Wed, 6 Jul 2022 18:35:09 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234609AbiGFSfH (ORCPT ); Wed, 6 Jul 2022 14:35:07 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48184 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234540AbiGFSe6 (ORCPT ); Wed, 6 Jul 2022 14:34:58 -0400 Received: from ams.source.kernel.org (ams.source.kernel.org [145.40.68.75]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9191324F20; Wed, 6 Jul 2022 11:34:54 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id 27B8EB81E8B; Wed, 6 Jul 2022 18:34:53 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 862C6C3411C; Wed, 6 Jul 2022 18:34:51 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1657132491; bh=gRKNC28Ow6iuQIs/6Tu0nKNxRDdcxmSBhIZg45So5w0=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=Nc7V5ajOsZKJBrNG0tTThEDDspt1VOch+04i7sXUU/h6iAuHyvMHPu/xuGSQBRG8m hetT0bcGnRwrFs48YOT1nlCm9nzM36i5D/DtKoVyFDB+eoLE8hapsIYld/fodSRXRl kATxQ5k1bBn7F16VXX4pepHziJH2Ldv9uIo7pL/yqNrrMFZja790R9thoi2ltekufS Wp7dPMCbLIuycJLG6UwPx5KNpByCfdaA57f1upEHbKJdGngBKQ9xMF+LXPf3uzJEpG 2ZX/9xVe8yIXKINFbmc7exiMv1AGKj9BHKihMFs7ZHJlYB3C7lNg4hKDsiOK6nZK9R 2B29ZcD2Wmq8w== Received: by pali.im (Postfix) id 401A57BA; Wed, 6 Jul 2022 20:34:51 +0200 (CEST) From: =?UTF-8?q?Pali=20Roh=C3=A1r?= To: Andrew Lunn , Gregory Clement , Sebastian Hesselbarth , Rob Herring , =?UTF-8?q?Marek=20Beh=C3=BAn?= Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 06/11] ARM: dts: armada-xp-mv78260.dtsi: Add definitions for PCIe legacy INTx interrupts Date: Wed, 6 Jul 2022 20:31:09 +0200 Message-Id: <20220706183114.30783-7-pali@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20220706183114.30783-1-pali@kernel.org> References: <20220706183114.30783-1-pali@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Signed-off-by: Pali Rohár --- arch/arm/boot/dts/armada-xp-mv78260.dtsi | 126 +++++++++++++++++++---- 1 file changed, 108 insertions(+), 18 deletions(-) diff --git a/arch/arm/boot/dts/armada-xp-mv78260.dtsi b/arch/arm/boot/dts/armada-xp-mv78260.dtsi index 2d85fe8ac327..0714af52e607 100644 --- a/arch/arm/boot/dts/armada-xp-mv78260.dtsi +++ b/arch/arm/boot/dts/armada-xp-mv78260.dtsi @@ -98,16 +98,26 @@ reg = <0x0800 0 0 0 0>; #address-cells = <3>; #size-cells = <2>; + interrupt-names = "intx"; + interrupts-extended = <&mpic 58>; #interrupt-cells = <1>; ranges = <0x82000000 0 0 0x82000000 0x1 0 1 0 0x81000000 0 0 0x81000000 0x1 0 1 0>; bus-range = <0x00 0xff>; - interrupt-map-mask = <0 0 0 0>; - interrupt-map = <0 0 0 0 &mpic 58>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0 0 0 1 &pcie1_intc 0>, + <0 0 0 2 &pcie1_intc 1>, + <0 0 0 3 &pcie1_intc 2>, + <0 0 0 4 &pcie1_intc 3>; marvell,pcie-port = <0>; marvell,pcie-lane = <0>; clocks = <&gateclk 5>; status = "disabled"; + + pcie1_intc: interrupt-controller { + interrupt-controller; + #interrupt-cells = <1>; + }; }; pcie2: pcie@2,0 { @@ -116,16 +126,26 @@ reg = <0x1000 0 0 0 0>; #address-cells = <3>; #size-cells = <2>; + interrupt-names = "intx"; + interrupts-extended = <&mpic 59>; #interrupt-cells = <1>; ranges = <0x82000000 0 0 0x82000000 0x2 0 1 0 0x81000000 0 0 0x81000000 0x2 0 1 0>; bus-range = <0x00 0xff>; - interrupt-map-mask = <0 0 0 0>; - interrupt-map = <0 0 0 0 &mpic 59>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0 0 0 1 &pcie2_intc 0>, + <0 0 0 2 &pcie2_intc 1>, + <0 0 0 3 &pcie2_intc 2>, + <0 0 0 4 &pcie2_intc 3>; marvell,pcie-port = <0>; marvell,pcie-lane = <1>; clocks = <&gateclk 6>; status = "disabled"; + + pcie2_intc: interrupt-controller { + interrupt-controller; + #interrupt-cells = <1>; + }; }; pcie3: pcie@3,0 { @@ -134,16 +154,26 @@ reg = <0x1800 0 0 0 0>; #address-cells = <3>; #size-cells = <2>; + interrupt-names = "intx"; + interrupts-extended = <&mpic 60>; #interrupt-cells = <1>; ranges = <0x82000000 0 0 0x82000000 0x3 0 1 0 0x81000000 0 0 0x81000000 0x3 0 1 0>; bus-range = <0x00 0xff>; - interrupt-map-mask = <0 0 0 0>; - interrupt-map = <0 0 0 0 &mpic 60>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0 0 0 1 &pcie3_intc 0>, + <0 0 0 2 &pcie3_intc 1>, + <0 0 0 3 &pcie3_intc 2>, + <0 0 0 4 &pcie3_intc 3>; marvell,pcie-port = <0>; marvell,pcie-lane = <2>; clocks = <&gateclk 7>; status = "disabled"; + + pcie3_intc: interrupt-controller { + interrupt-controller; + #interrupt-cells = <1>; + }; }; pcie4: pcie@4,0 { @@ -152,16 +182,26 @@ reg = <0x2000 0 0 0 0>; #address-cells = <3>; #size-cells = <2>; + interrupt-names = "intx"; + interrupts-extended = <&mpic 61>; #interrupt-cells = <1>; ranges = <0x82000000 0 0 0x82000000 0x4 0 1 0 0x81000000 0 0 0x81000000 0x4 0 1 0>; bus-range = <0x00 0xff>; - interrupt-map-mask = <0 0 0 0>; - interrupt-map = <0 0 0 0 &mpic 61>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0 0 0 1 &pcie4_intc 0>, + <0 0 0 2 &pcie4_intc 1>, + <0 0 0 3 &pcie4_intc 2>, + <0 0 0 4 &pcie4_intc 3>; marvell,pcie-port = <0>; marvell,pcie-lane = <3>; clocks = <&gateclk 8>; status = "disabled"; + + pcie4_intc: interrupt-controller { + interrupt-controller; + #interrupt-cells = <1>; + }; }; pcie5: pcie@5,0 { @@ -170,16 +210,26 @@ reg = <0x2800 0 0 0 0>; #address-cells = <3>; #size-cells = <2>; + interrupt-names = "intx"; + interrupts-extended = <&mpic 62>; #interrupt-cells = <1>; ranges = <0x82000000 0 0 0x82000000 0x5 0 1 0 0x81000000 0 0 0x81000000 0x5 0 1 0>; bus-range = <0x00 0xff>; - interrupt-map-mask = <0 0 0 0>; - interrupt-map = <0 0 0 0 &mpic 62>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0 0 0 1 &pcie5_intc 0>, + <0 0 0 2 &pcie5_intc 1>, + <0 0 0 3 &pcie5_intc 2>, + <0 0 0 4 &pcie5_intc 3>; marvell,pcie-port = <1>; marvell,pcie-lane = <0>; clocks = <&gateclk 9>; status = "disabled"; + + pcie5_intc: interrupt-controller { + interrupt-controller; + #interrupt-cells = <1>; + }; }; pcie6: pcie@6,0 { @@ -188,16 +238,26 @@ reg = <0x3000 0 0 0 0>; #address-cells = <3>; #size-cells = <2>; + interrupt-names = "intx"; + interrupts-extended = <&mpic 63>; #interrupt-cells = <1>; ranges = <0x82000000 0 0 0x82000000 0x6 0 1 0 0x81000000 0 0 0x81000000 0x6 0 1 0>; bus-range = <0x00 0xff>; - interrupt-map-mask = <0 0 0 0>; - interrupt-map = <0 0 0 0 &mpic 63>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0 0 0 1 &pcie6_intc 0>, + <0 0 0 2 &pcie6_intc 1>, + <0 0 0 3 &pcie6_intc 2>, + <0 0 0 4 &pcie6_intc 3>; marvell,pcie-port = <1>; marvell,pcie-lane = <1>; clocks = <&gateclk 10>; status = "disabled"; + + pcie6_intc: interrupt-controller { + interrupt-controller; + #interrupt-cells = <1>; + }; }; pcie7: pcie@7,0 { @@ -206,16 +266,26 @@ reg = <0x3800 0 0 0 0>; #address-cells = <3>; #size-cells = <2>; + interrupt-names = "intx"; + interrupts-extended = <&mpic 64>; #interrupt-cells = <1>; ranges = <0x82000000 0 0 0x82000000 0x7 0 1 0 0x81000000 0 0 0x81000000 0x7 0 1 0>; bus-range = <0x00 0xff>; - interrupt-map-mask = <0 0 0 0>; - interrupt-map = <0 0 0 0 &mpic 64>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0 0 0 1 &pcie7_intc 0>, + <0 0 0 2 &pcie7_intc 1>, + <0 0 0 3 &pcie7_intc 2>, + <0 0 0 4 &pcie7_intc 3>; marvell,pcie-port = <1>; marvell,pcie-lane = <2>; clocks = <&gateclk 11>; status = "disabled"; + + pcie7_intc: interrupt-controller { + interrupt-controller; + #interrupt-cells = <1>; + }; }; pcie8: pcie@8,0 { @@ -224,16 +294,26 @@ reg = <0x4000 0 0 0 0>; #address-cells = <3>; #size-cells = <2>; + interrupt-names = "intx"; + interrupts-extended = <&mpic 65>; #interrupt-cells = <1>; ranges = <0x82000000 0 0 0x82000000 0x8 0 1 0 0x81000000 0 0 0x81000000 0x8 0 1 0>; bus-range = <0x00 0xff>; - interrupt-map-mask = <0 0 0 0>; - interrupt-map = <0 0 0 0 &mpic 65>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0 0 0 1 &pcie8_intc 0>, + <0 0 0 2 &pcie8_intc 1>, + <0 0 0 3 &pcie8_intc 2>, + <0 0 0 4 &pcie8_intc 3>; marvell,pcie-port = <1>; marvell,pcie-lane = <3>; clocks = <&gateclk 12>; status = "disabled"; + + pcie8_intc: interrupt-controller { + interrupt-controller; + #interrupt-cells = <1>; + }; }; pcie9: pcie@9,0 { @@ -242,16 +322,26 @@ reg = <0x4800 0 0 0 0>; #address-cells = <3>; #size-cells = <2>; + interrupt-names = "intx"; + interrupts-extended = <&mpic 99>; #interrupt-cells = <1>; ranges = <0x82000000 0 0 0x82000000 0x9 0 1 0 0x81000000 0 0 0x81000000 0x9 0 1 0>; bus-range = <0x00 0xff>; - interrupt-map-mask = <0 0 0 0>; - interrupt-map = <0 0 0 0 &mpic 99>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0 0 0 1 &pcie9_intc 0>, + <0 0 0 2 &pcie9_intc 1>, + <0 0 0 3 &pcie9_intc 2>, + <0 0 0 4 &pcie9_intc 3>; marvell,pcie-port = <2>; marvell,pcie-lane = <0>; clocks = <&gateclk 26>; status = "disabled"; + + pcie9_intc: interrupt-controller { + interrupt-controller; + #interrupt-cells = <1>; + }; }; }; -- 2.20.1