From: Frank Wunderlich <linux@fw-web.de>
To: linux-rockchip@lists.infradead.org
Cc: Frank Wunderlich <frank-w@public-files.de>,
Kishon Vijay Abraham I <kishon@ti.com>,
Vinod Koul <vkoul@kernel.org>, Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Heiko Stuebner <heiko@sntech.de>,
Philipp Zabel <p.zabel@pengutronix.de>,
Yifeng Zhao <yifeng.zhao@rock-chips.com>,
Johan Jonker <jbx6244@gmail.com>,
Peter Geis <pgwipeout@gmail.com>, Simon Xue <xxm@rock-chips.com>,
Liang Chen <cl@rock-chips.com>,
Shawn Lin <shawn.lin@rock-chips.com>,
linux-phy@lists.infradead.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: [PATCH v5 0/5] RK3568 PCIe V3 support
Date: Thu, 25 Aug 2022 21:38:31 +0200 [thread overview]
Message-ID: <20220825193836.54262-1-linux@fw-web.de> (raw)
From: Frank Wunderlich <frank-w@public-files.de>
This series adds Rockchip PCIe V3 support found on rk3568 SOC.
Compared to PCIeV2 which uses the Naneng combphy, PCIe v3 uses a dedicated
PCI-phy.
Frank Wunderlich (4):
dt-bindings: phy: rockchip: add PCIe v3 phy
dt-bindings: soc: grf: add pcie30-{phy,pipe}-grf
arm64: dts: rockchip: rk3568: Add PCIe v3 nodes
arm64: dts: rockchip: Add PCIe v3 nodes to BPI-R2-Pro
Shawn Lin (1):
phy: rockchip: Support PCIe v3
.../bindings/phy/rockchip,pcie3-phy.yaml | 80 +++++
.../devicetree/bindings/soc/rockchip/grf.yaml | 3 +
.../boot/dts/rockchip/rk3568-bpi-r2-pro.dts | 117 +++++++
arch/arm64/boot/dts/rockchip/rk3568.dtsi | 122 +++++++
drivers/phy/rockchip/Kconfig | 9 +
drivers/phy/rockchip/Makefile | 1 +
.../phy/rockchip/phy-rockchip-snps-pcie3.c | 319 ++++++++++++++++++
include/linux/phy/pcie.h | 12 +
8 files changed, 663 insertions(+)
create mode 100644 Documentation/devicetree/bindings/phy/rockchip,pcie3-phy.yaml
create mode 100644 drivers/phy/rockchip/phy-rockchip-snps-pcie3.c
create mode 100644 include/linux/phy/pcie.h
--
2.34.1
--
linux-phy mailing list
linux-phy@lists.infradead.org
https://lists.infradead.org/mailman/listinfo/linux-phy
WARNING: multiple messages have this Message-ID (diff)
From: Frank Wunderlich <linux@fw-web.de>
To: linux-rockchip@lists.infradead.org
Cc: Frank Wunderlich <frank-w@public-files.de>,
Kishon Vijay Abraham I <kishon@ti.com>,
Vinod Koul <vkoul@kernel.org>, Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Heiko Stuebner <heiko@sntech.de>,
Philipp Zabel <p.zabel@pengutronix.de>,
Yifeng Zhao <yifeng.zhao@rock-chips.com>,
Johan Jonker <jbx6244@gmail.com>,
Peter Geis <pgwipeout@gmail.com>, Simon Xue <xxm@rock-chips.com>,
Liang Chen <cl@rock-chips.com>,
Shawn Lin <shawn.lin@rock-chips.com>,
linux-phy@lists.infradead.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: [PATCH v5 0/5] RK3568 PCIe V3 support
Date: Thu, 25 Aug 2022 21:38:31 +0200 [thread overview]
Message-ID: <20220825193836.54262-1-linux@fw-web.de> (raw)
From: Frank Wunderlich <frank-w@public-files.de>
This series adds Rockchip PCIe V3 support found on rk3568 SOC.
Compared to PCIeV2 which uses the Naneng combphy, PCIe v3 uses a dedicated
PCI-phy.
Frank Wunderlich (4):
dt-bindings: phy: rockchip: add PCIe v3 phy
dt-bindings: soc: grf: add pcie30-{phy,pipe}-grf
arm64: dts: rockchip: rk3568: Add PCIe v3 nodes
arm64: dts: rockchip: Add PCIe v3 nodes to BPI-R2-Pro
Shawn Lin (1):
phy: rockchip: Support PCIe v3
.../bindings/phy/rockchip,pcie3-phy.yaml | 80 +++++
.../devicetree/bindings/soc/rockchip/grf.yaml | 3 +
.../boot/dts/rockchip/rk3568-bpi-r2-pro.dts | 117 +++++++
arch/arm64/boot/dts/rockchip/rk3568.dtsi | 122 +++++++
drivers/phy/rockchip/Kconfig | 9 +
drivers/phy/rockchip/Makefile | 1 +
.../phy/rockchip/phy-rockchip-snps-pcie3.c | 319 ++++++++++++++++++
include/linux/phy/pcie.h | 12 +
8 files changed, 663 insertions(+)
create mode 100644 Documentation/devicetree/bindings/phy/rockchip,pcie3-phy.yaml
create mode 100644 drivers/phy/rockchip/phy-rockchip-snps-pcie3.c
create mode 100644 include/linux/phy/pcie.h
--
2.34.1
_______________________________________________
Linux-rockchip mailing list
Linux-rockchip@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-rockchip
WARNING: multiple messages have this Message-ID (diff)
From: Frank Wunderlich <linux@fw-web.de>
To: linux-rockchip@lists.infradead.org
Cc: Frank Wunderlich <frank-w@public-files.de>,
Kishon Vijay Abraham I <kishon@ti.com>,
Vinod Koul <vkoul@kernel.org>, Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Heiko Stuebner <heiko@sntech.de>,
Philipp Zabel <p.zabel@pengutronix.de>,
Yifeng Zhao <yifeng.zhao@rock-chips.com>,
Johan Jonker <jbx6244@gmail.com>,
Peter Geis <pgwipeout@gmail.com>, Simon Xue <xxm@rock-chips.com>,
Liang Chen <cl@rock-chips.com>,
Shawn Lin <shawn.lin@rock-chips.com>,
linux-phy@lists.infradead.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: [PATCH v5 0/5] RK3568 PCIe V3 support
Date: Thu, 25 Aug 2022 21:38:31 +0200 [thread overview]
Message-ID: <20220825193836.54262-1-linux@fw-web.de> (raw)
From: Frank Wunderlich <frank-w@public-files.de>
This series adds Rockchip PCIe V3 support found on rk3568 SOC.
Compared to PCIeV2 which uses the Naneng combphy, PCIe v3 uses a dedicated
PCI-phy.
Frank Wunderlich (4):
dt-bindings: phy: rockchip: add PCIe v3 phy
dt-bindings: soc: grf: add pcie30-{phy,pipe}-grf
arm64: dts: rockchip: rk3568: Add PCIe v3 nodes
arm64: dts: rockchip: Add PCIe v3 nodes to BPI-R2-Pro
Shawn Lin (1):
phy: rockchip: Support PCIe v3
.../bindings/phy/rockchip,pcie3-phy.yaml | 80 +++++
.../devicetree/bindings/soc/rockchip/grf.yaml | 3 +
.../boot/dts/rockchip/rk3568-bpi-r2-pro.dts | 117 +++++++
arch/arm64/boot/dts/rockchip/rk3568.dtsi | 122 +++++++
drivers/phy/rockchip/Kconfig | 9 +
drivers/phy/rockchip/Makefile | 1 +
.../phy/rockchip/phy-rockchip-snps-pcie3.c | 319 ++++++++++++++++++
include/linux/phy/pcie.h | 12 +
8 files changed, 663 insertions(+)
create mode 100644 Documentation/devicetree/bindings/phy/rockchip,pcie3-phy.yaml
create mode 100644 drivers/phy/rockchip/phy-rockchip-snps-pcie3.c
create mode 100644 include/linux/phy/pcie.h
--
2.34.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Frank Wunderlich <linux@fw-web.de>
To: linux-rockchip@lists.infradead.org
Cc: Frank Wunderlich <frank-w@public-files.de>,
Kishon Vijay Abraham I <kishon@ti.com>,
Vinod Koul <vkoul@kernel.org>, Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Heiko Stuebner <heiko@sntech.de>,
Philipp Zabel <p.zabel@pengutronix.de>,
Yifeng Zhao <yifeng.zhao@rock-chips.com>,
Johan Jonker <jbx6244@gmail.com>,
Peter Geis <pgwipeout@gmail.com>, Simon Xue <xxm@rock-chips.com>,
Liang Chen <cl@rock-chips.com>,
Shawn Lin <shawn.lin@rock-chips.com>,
linux-phy@lists.infradead.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: [PATCH v5 0/5] RK3568 PCIe V3 support
Date: Thu, 25 Aug 2022 21:38:31 +0200 [thread overview]
Message-ID: <20220825193836.54262-1-linux@fw-web.de> (raw)
From: Frank Wunderlich <frank-w@public-files.de>
This series adds Rockchip PCIe V3 support found on rk3568 SOC.
Compared to PCIeV2 which uses the Naneng combphy, PCIe v3 uses a dedicated
PCI-phy.
Frank Wunderlich (4):
dt-bindings: phy: rockchip: add PCIe v3 phy
dt-bindings: soc: grf: add pcie30-{phy,pipe}-grf
arm64: dts: rockchip: rk3568: Add PCIe v3 nodes
arm64: dts: rockchip: Add PCIe v3 nodes to BPI-R2-Pro
Shawn Lin (1):
phy: rockchip: Support PCIe v3
.../bindings/phy/rockchip,pcie3-phy.yaml | 80 +++++
.../devicetree/bindings/soc/rockchip/grf.yaml | 3 +
.../boot/dts/rockchip/rk3568-bpi-r2-pro.dts | 117 +++++++
arch/arm64/boot/dts/rockchip/rk3568.dtsi | 122 +++++++
drivers/phy/rockchip/Kconfig | 9 +
drivers/phy/rockchip/Makefile | 1 +
.../phy/rockchip/phy-rockchip-snps-pcie3.c | 319 ++++++++++++++++++
include/linux/phy/pcie.h | 12 +
8 files changed, 663 insertions(+)
create mode 100644 Documentation/devicetree/bindings/phy/rockchip,pcie3-phy.yaml
create mode 100644 drivers/phy/rockchip/phy-rockchip-snps-pcie3.c
create mode 100644 include/linux/phy/pcie.h
--
2.34.1
next reply other threads:[~2022-08-25 19:39 UTC|newest]
Thread overview: 76+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-08-25 19:38 Frank Wunderlich [this message]
2022-08-25 19:38 ` [PATCH v5 0/5] RK3568 PCIe V3 support Frank Wunderlich
2022-08-25 19:38 ` Frank Wunderlich
2022-08-25 19:38 ` Frank Wunderlich
2022-08-25 19:38 ` [PATCH v5 1/5] dt-bindings: phy: rockchip: add PCIe v3 phy Frank Wunderlich
2022-08-25 19:38 ` Frank Wunderlich
2022-08-25 19:38 ` Frank Wunderlich
2022-08-25 19:38 ` Frank Wunderlich
2022-09-04 15:06 ` Vinod Koul
2022-09-04 15:06 ` Vinod Koul
2022-09-04 15:06 ` Vinod Koul
2022-09-04 15:06 ` Vinod Koul
2022-10-04 15:09 ` Rob Herring
2022-10-04 15:09 ` Rob Herring
2022-10-04 15:09 ` Rob Herring
2022-10-04 15:09 ` Rob Herring
2022-10-04 15:19 ` Frank Wunderlich
2022-10-04 15:19 ` Frank Wunderlich
2022-10-04 15:19 ` Frank Wunderlich
2022-10-04 15:19 ` Frank Wunderlich
2022-10-04 20:57 ` Sebastian Reichel
2022-10-04 20:57 ` Sebastian Reichel
2022-10-04 20:57 ` Sebastian Reichel
2022-10-04 20:57 ` Sebastian Reichel
2022-10-11 4:41 ` Andrew Powers-Holmes
2022-10-11 4:41 ` Andrew Powers-Holmes
2022-10-11 4:41 ` Andrew Powers-Holmes
2022-10-11 4:41 ` Andrew Powers-Holmes
2022-08-25 19:38 ` [PATCH v5 2/5] dt-bindings: soc: grf: add pcie30-{phy,pipe}-grf Frank Wunderlich
2022-08-25 19:38 ` Frank Wunderlich
2022-08-25 19:38 ` Frank Wunderlich
2022-08-25 19:38 ` Frank Wunderlich
2022-08-25 19:38 ` [PATCH v5 3/5] phy: rockchip: Support PCIe v3 Frank Wunderlich
2022-08-25 19:38 ` Frank Wunderlich
2022-08-25 19:38 ` Frank Wunderlich
2022-08-25 19:38 ` Frank Wunderlich
2022-09-04 15:06 ` Vinod Koul
2022-09-04 15:06 ` Vinod Koul
2022-09-04 15:06 ` Vinod Koul
2022-09-04 15:06 ` Vinod Koul
2022-08-25 19:38 ` [PATCH v5 4/5] arm64: dts: rockchip: rk3568: Add PCIe v3 nodes Frank Wunderlich
2022-08-25 19:38 ` Frank Wunderlich
2022-08-25 19:38 ` Frank Wunderlich
2022-08-25 19:38 ` Frank Wunderlich
2022-08-25 19:38 ` [PATCH v5 5/5] arm64: dts: rockchip: Add PCIe v3 nodes to BPI-R2-Pro Frank Wunderlich
2022-08-25 19:38 ` Frank Wunderlich
2022-08-25 19:38 ` Frank Wunderlich
2022-08-25 19:38 ` Frank Wunderlich
2022-08-26 6:50 ` Krzysztof Kozlowski
2022-08-26 6:50 ` Krzysztof Kozlowski
2022-08-26 6:50 ` Krzysztof Kozlowski
2022-08-26 6:50 ` Krzysztof Kozlowski
2022-08-27 8:50 ` Aw: " Frank Wunderlich
2022-08-27 8:50 ` Frank Wunderlich
2022-08-27 8:50 ` Frank Wunderlich
2022-08-27 8:50 ` Frank Wunderlich
2022-08-27 8:56 ` Krzysztof Kozlowski
2022-08-27 8:56 ` Krzysztof Kozlowski
2022-08-27 8:56 ` Krzysztof Kozlowski
2022-08-27 8:56 ` Krzysztof Kozlowski
2022-08-27 9:14 ` Aw: " Frank Wunderlich
2022-08-27 9:14 ` Frank Wunderlich
2022-08-27 9:14 ` Frank Wunderlich
2022-08-27 9:14 ` Frank Wunderlich
2022-08-27 9:19 ` Krzysztof Kozlowski
2022-08-27 9:19 ` Krzysztof Kozlowski
2022-08-27 9:19 ` Krzysztof Kozlowski
2022-08-27 9:19 ` Krzysztof Kozlowski
2022-09-04 15:28 ` Heiko Stübner
2022-09-04 15:28 ` Heiko Stübner
2022-09-04 15:28 ` Heiko Stübner
2022-09-04 15:28 ` Heiko Stübner
2022-09-04 17:22 ` (subset) [PATCH v5 0/5] RK3568 PCIe V3 support Heiko Stuebner
2022-09-04 17:22 ` Heiko Stuebner
2022-09-04 17:22 ` Heiko Stuebner
2022-09-04 17:22 ` Heiko Stuebner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220825193836.54262-1-linux@fw-web.de \
--to=linux@fw-web.de \
--cc=cl@rock-chips.com \
--cc=devicetree@vger.kernel.org \
--cc=frank-w@public-files.de \
--cc=heiko@sntech.de \
--cc=jbx6244@gmail.com \
--cc=kishon@ti.com \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=linux-rockchip@lists.infradead.org \
--cc=p.zabel@pengutronix.de \
--cc=pgwipeout@gmail.com \
--cc=robh+dt@kernel.org \
--cc=shawn.lin@rock-chips.com \
--cc=vkoul@kernel.org \
--cc=xxm@rock-chips.com \
--cc=yifeng.zhao@rock-chips.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.