All of lore.kernel.org
 help / color / mirror / Atom feed
From: Rob Herring <robh@kernel.org>
To: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Cc: davem@davemloft.net, edumazet@google.com, kuba@kernel.org,
	pabeni@redhat.com, krzysztof.kozlowski+dt@linaro.org,
	geert+renesas@glider.be, netdev@vger.kernel.org,
	devicetree@vger.kernel.org, linux-renesas-soc@vger.kernel.org
Subject: Re: [PATCH 2/5] dt-bindings: net: renesas: Document Renesas Ethernet Switch
Date: Tue, 13 Sep 2022 08:02:37 -0500	[thread overview]
Message-ID: <20220913130237.GA3475975-robh@kernel.org> (raw)
In-Reply-To: <20220909132614.1967276-3-yoshihiro.shimoda.uh@renesas.com>

On Fri, Sep 09, 2022 at 10:26:11PM +0900, Yoshihiro Shimoda wrote:
> Document Renesas Etherent Switch for R-Car S4-8 (r8a779f0).
> 
> Signed-off-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
> ---
>  .../bindings/net/renesas,etherswitch.yaml     | 252 ++++++++++++++++++
>  1 file changed, 252 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/net/renesas,etherswitch.yaml
> 
> diff --git a/Documentation/devicetree/bindings/net/renesas,etherswitch.yaml b/Documentation/devicetree/bindings/net/renesas,etherswitch.yaml
> new file mode 100644
> index 000000000000..1affbf208829
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/net/renesas,etherswitch.yaml
> @@ -0,0 +1,252 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/net/renesas,etherswitch.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Renesas Ethernet Switch
> +
> +maintainers:
> +  - Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
> +
> +properties:
> +  compatible:
> +    const: renesas,r8a779f0-ether-switch
> +
> +  reg:
> +    maxItems: 3
> +
> +  reg-names:
> +    items:
> +      - const: base
> +      - const: secure_base
> +      - const: serdes

Is serdes really the same h/w block? Based on addresses, doesn't seem 
like it.

> +
> +  interrupts:
> +    maxItems: 47
> +
> +  interrupt-names:
> +    items:
> +      - const: mfwd_error
> +      - const: race_error
> +      - const: coma_error
> +      - const: gwca0_error
> +      - const: gwca1_error
> +      - const: etha0_error
> +      - const: etha1_error
> +      - const: etha2_error
> +      - const: gptp0_status
> +      - const: gptp1_status
> +      - const: mfwd_status
> +      - const: race_status
> +      - const: coma_status
> +      - const: gwca0_status
> +      - const: gwca1_status
> +      - const: etha0_status
> +      - const: etha1_status
> +      - const: etha2_status
> +      - const: rmac0_status
> +      - const: rmac1_status
> +      - const: rmac2_status
> +      - const: gwca0_rxtx0
> +      - const: gwca0_rxtx1
> +      - const: gwca0_rxtx2
> +      - const: gwca0_rxtx3
> +      - const: gwca0_rxtx4
> +      - const: gwca0_rxtx5
> +      - const: gwca0_rxtx6
> +      - const: gwca0_rxtx7
> +      - const: gwca1_rxtx0
> +      - const: gwca1_rxtx1
> +      - const: gwca1_rxtx2
> +      - const: gwca1_rxtx3
> +      - const: gwca1_rxtx4
> +      - const: gwca1_rxtx5
> +      - const: gwca1_rxtx6
> +      - const: gwca1_rxtx7
> +      - const: gwca0_rxts0
> +      - const: gwca0_rxts1
> +      - const: gwca1_rxts0
> +      - const: gwca1_rxts1
> +      - const: rmac0_mdio
> +      - const: rmac1_mdio
> +      - const: rmac2_mdio
> +      - const: rmac0_phy
> +      - const: rmac1_phy
> +      - const: rmac2_phy
> +
> +  clocks:
> +    maxItems: 2
> +
> +  clock-names:
> +    items:
> +      - const: fck
> +      - const: tsn
> +
> +  resets:
> +    maxItems: 2

What is each one?

> +
> +  iommus:
> +    maxItems: 16
> +
> +  power-domains:
> +    maxItems: 1
> +
> +  '#address-cells':
> +    description: Number of address cells for the MDIO bus.
> +    const: 1
> +
> +  '#size-cells':
> +    description: Number of size cells on the MDIO bus.
> +    const: 0

It's better if you put MDIO under an 'mdio' node. That also needs a ref 
to mdio.yaml.

> +
> +  ports:
> +    type: object
> +
> +    properties:
> +      '#address-cells':
> +        const: 1
> +      '#size-cells':
> +        const: 0
> +
> +    additionalProperties: false
> +
> +    patternProperties:
> +      "^port@[0-9a-f]+$":
> +        type: object
> +
> +        $ref: "/schemas/net/ethernet-controller.yaml#"
> +        unevaluatedProperties: false
> +
> +        properties:
> +          '#address-cells':
> +            const: 1
> +          '#size-cells':
> +            const: 0
> +
> +          reg:
> +            description:
> +              Switch port number
> +
> +          phy-handle:
> +            description:
> +              Phandle of an Ethernet PHY.
> +
> +          phy-mode:
> +            description:
> +              This specifies the interface used by the Ethernet PHY.
> +            enum:
> +              - mii
> +              - sgmii
> +              - usxgmii
> +
> +        required:
> +          - reg
> +          - phy-handle
> +          - phy-mode
> +
> +required:
> +  - compatible
> +  - reg
> +  - reg-names
> +  - interrupts
> +  - interrupt-names
> +  - clocks
> +  - clock-names
> +  - resets
> +  - power-domains
> +  - '#address-cells'
> +  - '#size-cells'
> +
> +additionalProperties: false
> +
> +examples:
> +  - |
> +    #include <dt-bindings/clock/r8a779f0-cpg-mssr.h>
> +    #include <dt-bindings/interrupt-controller/arm-gic.h>
> +    #include <dt-bindings/power/r8a779f0-sysc.h>
> +
> +    rswitch: ethernet@e6880000 {

Drop unused labels.

> +            compatible = "renesas,r8a779f0-ether-switch";
> +            reg = <0xe6880000 0x20000>, <0xe68c0000 0x20000>,
> +                  <0xe6444000 0xc00>;
> +            reg-names = "base", "secure_base", "serdes";
> +            interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 273 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 274 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 276 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 277 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 278 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 281 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 283 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 284 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 285 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 286 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 287 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 288 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 289 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 290 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 291 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 292 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 293 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 294 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 295 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 296 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 297 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 298 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 299 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 300 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 301 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 304 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 305 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH>;
> +            interrupt-names = "mfwd_error", "race_error",
> +                              "coma_error", "gwca0_error",
> +                              "gwca1_error", "etha0_error",
> +                              "etha1_error", "etha2_error",
> +                              "gptp0_status", "gptp1_status",
> +                              "mfwd_status", "race_status",
> +                              "coma_status", "gwca0_status",
> +                              "gwca1_status", "etha0_status",
> +                              "etha1_status", "etha2_status",
> +                              "rmac0_status", "rmac1_status",
> +                              "rmac2_status",
> +                              "gwca0_rxtx0", "gwca0_rxtx1",
> +                              "gwca0_rxtx2", "gwca0_rxtx3",
> +                              "gwca0_rxtx4", "gwca0_rxtx5",
> +                              "gwca0_rxtx6", "gwca0_rxtx7",
> +                              "gwca1_rxtx0", "gwca1_rxtx1",
> +                              "gwca1_rxtx2", "gwca1_rxtx3",
> +                              "gwca1_rxtx4", "gwca1_rxtx5",
> +                              "gwca1_rxtx6", "gwca1_rxtx7",
> +                              "gwca0_rxts0", "gwca0_rxts1",
> +                              "gwca1_rxts0", "gwca1_rxts1",
> +                              "rmac0_mdio", "rmac1_mdio",
> +                              "rmac2_mdio",
> +                              "rmac0_phy", "rmac1_phy",
> +                              "rmac2_phy";
> +            #address-cells = <1>;
> +            #size-cells = <0>;
> +            clocks = <&cpg CPG_MOD 1506>, <&cpg CPG_MOD 1505>;
> +            clock-names = "fck", "tsn";
> +            power-domains = <&sysc R8A779F0_PD_ALWAYS_ON>;
> +            resets = <&cpg 1506>, <&cpg 1505>;
> +    };
> -- 
> 2.25.1
> 
> 

  parent reply	other threads:[~2022-09-13 13:02 UTC|newest]

Thread overview: 22+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-09-09 13:26 [PATCH 0/5] treewide: Add R-Car S4-8 Ethernet Switch support Yoshihiro Shimoda
2022-09-09 13:26 ` [PATCH 1/5] clk: renesas: r8a779f0: Add Ethernet Switch clocks Yoshihiro Shimoda
2022-09-09 13:26 ` [PATCH 2/5] dt-bindings: net: renesas: Document Renesas Ethernet Switch Yoshihiro Shimoda
2022-09-12 22:32   ` Andrew Lunn
2022-09-13  5:56     ` Yoshihiro Shimoda
2022-09-13 13:02   ` Rob Herring [this message]
2022-09-14  5:01     ` Yoshihiro Shimoda
2022-09-09 13:26 ` [PATCH 3/5] net: ethernet: renesas: Add Ethernet Switch driver Yoshihiro Shimoda
2022-09-09 17:26   ` kernel test robot
2022-09-12 12:41     ` Yoshihiro Shimoda
2022-09-12 12:41     ` Yoshihiro Shimoda
2022-09-12 22:33   ` Andrew Lunn
2022-09-14  4:48     ` Yoshihiro Shimoda
2022-09-12 23:14   ` Andrew Lunn
2022-09-14  4:38     ` Yoshihiro Shimoda
2022-09-14 12:03       ` Andrew Lunn
2022-09-09 13:26 ` [PATCH 4/5] arm64: dts: renesas: r8a779f0: Add Ethernet Switch node Yoshihiro Shimoda
2022-09-09 13:26 ` [PATCH 5/5] arm64: dts: renesas: r8a779f0: spider: Enable Ethernet Switch Yoshihiro Shimoda
2022-09-13  0:16   ` Andrew Lunn
2022-09-14  4:47     ` Yoshihiro Shimoda
2022-09-14 12:14       ` Andrew Lunn
2022-09-21  7:54         ` Yoshihiro Shimoda

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20220913130237.GA3475975-robh@kernel.org \
    --to=robh@kernel.org \
    --cc=davem@davemloft.net \
    --cc=devicetree@vger.kernel.org \
    --cc=edumazet@google.com \
    --cc=geert+renesas@glider.be \
    --cc=krzysztof.kozlowski+dt@linaro.org \
    --cc=kuba@kernel.org \
    --cc=linux-renesas-soc@vger.kernel.org \
    --cc=netdev@vger.kernel.org \
    --cc=pabeni@redhat.com \
    --cc=yoshihiro.shimoda.uh@renesas.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.