From: Ayan Kumar Halder <ayan.kumar.halder@amd.com>
To: <xen-devel@lists.xenproject.org>
Cc: <sstabellini@kernel.org>, <stefanos@xilinx.com>, <julien@xen.org>,
<Volodymyr_Babchuk@epam.com>, <bertrand.marquis@arm.com>,
<michal.orzel@amd.com>, <jgrall@amazon.com>,
<burzalodowa@gmail.com>,
"Ayan Kumar Halder" <ayan.kumar.halder@amd.com>
Subject: [XEN v4 00/11] Arm: Enable GICv3 for AArch32
Date: Mon, 28 Nov 2022 15:56:38 +0000 [thread overview]
Message-ID: <20221128155649.31386-1-ayan.kumar.halder@amd.com> (raw)
Hi All,
Please find the following patches to enable GICv3 for AArch32.
This is a pre-requisite to support Xen on Cortex-R52 (AArch32-v8R system)
Let me know your thoughts.
Changes from -
v1 :-
1. Updated in the changelog for each of the patches.
v2 :-
1. Dropped "xen/Arm: GICv3: Move the macros to compute the affnity level to
arm64/arm32". The reason being aff3 does not exist on arm32. And aff0..2 is
the same between arm32, AArch32 and AArch64.
2. Introduce a new patch "xen/Arm: GICv3: Adapt access to VMPIDR register for
AArch32".
3. For the new registers introduced, we have defined the arm32 name and then
an alias.
4. Use 'AArch32' across all the patches.
5. Dropped the 'R-b' and 'Ack' in "[XEN v3 08/12] xen/Arm: GICv3: Define
ICH_AP0R<n> and ICH_AP1R<n> for AArch32".
v3 :-
1. "xen/Arm: GICv3: Use ULL instead of UL for 64bits" has been dropped.
The change has been merged with "xen/Arm: GICv3: Define ICH_LR<n>_EL2 on AArch32".
2. I have marked the patches which have been Rb + Ack vs Rb only.
3. Dropped Rb from "xen/Arm: GICv3: Enable GICv3 for AArch32"
Ayan Kumar Halder (11):
xen/Arm: vGICv3: Sysreg emulation is applicable for AArch64 only (Rb + Ack)
xen/Arm: GICv3: Do not calculate affinity level 3 for AArch32 (Rb)
xen/Arm: vreg: Support vreg_reg64_* helpers on AArch32 (Rb + Ack)
xen/Arm: vGICv3: Adapt emulation of GICR_TYPER for AArch32 (Rb)
xen/Arm: GICv3: Fix GICR_{PENDBASER, PROPBASER} emulation on 32-bit
host (Rb + Ack)
xen/Arm: vGICv3: Fix emulation of ICC_SGI1R on AArch32 (Rb + Ack)
xen/Arm: GICv3: Define ICH_LR<n>_EL2 on AArch32
xen/Arm: GICv3: Define ICH_AP0R<n> and ICH_AP1R<n> for AArch32
xen/Arm: GICv3: Define remaining GIC registers for AArch32
xen/Arm: GICv3: Define macros to read/write 64 bit
xen/Arm: GICv3: Enable GICv3 for AArch32
SUPPORT.md | 7 ++
xen/arch/arm/Kconfig | 9 +-
xen/arch/arm/gic-v3.c | 153 ++++++++++++-----------
xen/arch/arm/include/asm/arm32/io.h | 20 +++
xen/arch/arm/include/asm/arm32/sysregs.h | 19 +++
xen/arch/arm/include/asm/arm64/io.h | 2 +
xen/arch/arm/include/asm/arm64/sysregs.h | 5 +
xen/arch/arm/include/asm/cpregs.h | 136 ++++++++++++++++++++
xen/arch/arm/include/asm/cpufeature.h | 1 +
xen/arch/arm/include/asm/gic_v3_defs.h | 24 ++--
xen/arch/arm/include/asm/vreg.h | 86 +++----------
xen/arch/arm/vgic-v3.c | 22 +++-
12 files changed, 324 insertions(+), 160 deletions(-)
--
2.17.1
next reply other threads:[~2022-11-28 15:57 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-11-28 15:56 Ayan Kumar Halder [this message]
2022-11-28 15:56 ` [XEN v4 01/11] xen/Arm: vGICv3: Sysreg emulation is applicable for AArch64 only Ayan Kumar Halder
2022-11-28 15:56 ` [XEN v4 02/11] xen/Arm: GICv3: Do not calculate affinity level 3 for AArch32 Ayan Kumar Halder
2022-12-03 18:14 ` Julien Grall
2022-11-28 15:56 ` [XEN v4 03/11] xen/Arm: vreg: Support vreg_reg64_* helpers on AArch32 Ayan Kumar Halder
2022-11-28 15:56 ` [XEN v4 04/11] xen/Arm: vGICv3: Adapt emulation of GICR_TYPER for AArch32 Ayan Kumar Halder
2022-12-03 18:16 ` Julien Grall
2022-11-28 15:56 ` [XEN v4 05/11] xen/Arm: GICv3: Fix GICR_{PENDBASER, PROPBASER} emulation on 32-bit host Ayan Kumar Halder
2022-11-28 15:56 ` [XEN v4 06/11] xen/Arm: vGICv3: Fix emulation of ICC_SGI1R on AArch32 Ayan Kumar Halder
2022-11-28 15:56 ` [XEN v4 07/11] xen/Arm: GICv3: Define ICH_LR<n>_EL2 " Ayan Kumar Halder
2022-11-29 14:33 ` Michal Orzel
2022-12-03 18:35 ` Julien Grall
2022-12-03 20:02 ` Ayan Kumar Halder
2022-12-03 21:09 ` Julien Grall
2022-11-28 15:56 ` [XEN v4 08/11] xen/Arm: GICv3: Define ICH_AP0R<n> and ICH_AP1R<n> for AArch32 Ayan Kumar Halder
2022-11-29 14:35 ` Michal Orzel
2022-11-28 15:56 ` [XEN v4 09/11] xen/Arm: GICv3: Define remaining GIC registers " Ayan Kumar Halder
2022-11-29 14:57 ` Michal Orzel
2022-12-05 10:24 ` Ayan Kumar Halder
2022-11-28 15:56 ` [XEN v4 10/11] xen/Arm: GICv3: Define macros to read/write 64 bit Ayan Kumar Halder
2022-12-03 20:37 ` Julien Grall
2022-11-28 15:56 ` [XEN v4 11/11] xen/Arm: GICv3: Enable GICv3 for AArch32 Ayan Kumar Halder
2022-11-29 15:02 ` Michal Orzel
2022-12-03 20:40 ` Julien Grall
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20221128155649.31386-1-ayan.kumar.halder@amd.com \
--to=ayan.kumar.halder@amd.com \
--cc=Volodymyr_Babchuk@epam.com \
--cc=bertrand.marquis@arm.com \
--cc=burzalodowa@gmail.com \
--cc=jgrall@amazon.com \
--cc=julien@xen.org \
--cc=michal.orzel@amd.com \
--cc=sstabellini@kernel.org \
--cc=stefanos@xilinx.com \
--cc=xen-devel@lists.xenproject.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.