From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id B79F0C61DA4 for ; Wed, 22 Feb 2023 15:44:32 +0000 (UTC) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 85FF785ADB; Wed, 22 Feb 2023 16:44:30 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="V3BpfTbd"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 07A4285AE4; Wed, 22 Feb 2023 16:44:28 +0100 (CET) Received: from mail-qt1-x830.google.com (mail-qt1-x830.google.com [IPv6:2607:f8b0:4864:20::830]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 3C9EF85AA1 for ; Wed, 22 Feb 2023 16:44:25 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=ralph.siemsen@linaro.org Received: by mail-qt1-x830.google.com with SMTP id w23so7984942qtn.6 for ; Wed, 22 Feb 2023 07:44:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=A1zH4cs0nkBy8ERzefeYpPCyNK9mLhWAOMjYYqoPb54=; b=V3BpfTbdq3cskrz/0EnvJ/51O46+xXzFxSwDiu12Wv3sc7feef5THjsxUTbRWlyTCS JGZ3GNs5QoHAV5c7NglaaHVzn7hW20NEBM6feif7DIbfYChPOn7Y1tAYo1erABsb9Zdt AvDrR6ib/Xt27o/AEDXcwr9o/PsobcadV1eosyjVEsJcoVH2KXLxGaPOdNFer5ZhHYyV Qv2rBbT7L6gayvoyAMXaFTqhIAzj2B349bNvzntG5Oyr0WJU8b8hGY+eo1zzc5HwXMeg 0G9eDO7ww9oXBac0SIfVAconNkOH/xC2OIn4kMjeWUijThgI2e6L5ppnFAUsdk4mfXJG xgMg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=A1zH4cs0nkBy8ERzefeYpPCyNK9mLhWAOMjYYqoPb54=; b=an93+z15fEELjDDLErdgJMELvmja6AobvISqIHEg+8r8sUiEdL/QZHhFVBySAIf/jd MUQAg5XaxLqMSPsxEIeQt2+8eeBKaY/7a0ubkrF2LmX1IhhsJEFiThDnF2yBGLUahqN8 4kDFrwYZuDF1tUz978Yp2+0cSlzuKDcMwj7fzDpW2eoUQzH4Y56sz9kIkEwe7wKtk38W DbUa6zweUlbXntdZDzrcBtRd9Z+IxABaoO3UIz1u6/yWCuGLsQTsDg8yLAieRZzXjn1X rhtnl00h1VHYYsCUZ4hq4//Be0ZaqUlfi3NuDCc/lshf8w7aEdUqETq7QDc8iIU2iph7 6yNA== X-Gm-Message-State: AO0yUKW8/dWshGA7ZksyIVsDR06AqAVQz8dqvpeC5jr3VCEbj1984jM1 Ya9fW+ikomAdVaBWi2te0L/QGNecIb2LBI8+gM0= X-Google-Smtp-Source: AK7set8qUuNlhKxiYJbGe/6rYArLgK2Qcv5o9P1LnGosYs+tpCBKh4znLq2Zjst00h0BJRHzujccJw== X-Received: by 2002:a05:622a:1711:b0:3b9:bc8c:c217 with SMTP id h17-20020a05622a171100b003b9bc8cc217mr13423334qtk.34.1677080663940; Wed, 22 Feb 2023 07:44:23 -0800 (PST) Received: from maple.netwinder.org (rfs.netwinder.org. [206.248.184.2]) by smtp.gmail.com with ESMTPSA id t41-20020a05622a182900b003bfad864e81sm522246qtc.69.2023.02.22.07.44.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 22 Feb 2023 07:44:23 -0800 (PST) From: Ralph Siemsen To: u-boot@lists.denx.de Cc: Ralph Siemsen Subject: [RFC PATCH v3 1/9] ARM: armv7: add non-SPL enable for Cortex SMPEN Date: Wed, 22 Feb 2023 10:44:06 -0500 Message-Id: <20230222154414.49219-2-ralph.siemsen@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230222154414.49219-1-ralph.siemsen@linaro.org> References: <20230222154414.49219-1-ralph.siemsen@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.6 at phobos.denx.de X-Virus-Status: Clean Commit 2564fce7eea3 ("sunxi: move Cortex SMPEN setting into start.S") added SPL_ARMV7_SET_CORTEX_SMPEN to enable setting SMP bit. For platforms not using SPL boot, add the corresponding non-SPL config, so that CONFIG_IS_ENABLED(ARMV7_SET_CORTEX_SMPEN) works as expected. Signed-off-by: Ralph Siemsen --- This will be used by the following commit that adds ARCH_RZN1. (no changes since v1) arch/arm/cpu/armv7/Kconfig | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/arch/arm/cpu/armv7/Kconfig b/arch/arm/cpu/armv7/Kconfig index f1e4e26b8f..e33e53636a 100644 --- a/arch/arm/cpu/armv7/Kconfig +++ b/arch/arm/cpu/armv7/Kconfig @@ -107,6 +107,11 @@ config ARMV7_LPAE Say Y here to use the long descriptor page table format. This is required if U-Boot runs in HYP mode. +config ARMV7_SET_CORTEX_SMPEN + bool + help + Enable the ARM Cortex ACTLR.SMP enable bit in U-boot. + config SPL_ARMV7_SET_CORTEX_SMPEN bool help -- 2.25.1