From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8ED8E15A9 for ; Tue, 18 Jul 2023 05:04:14 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 83D7CC433C7; Tue, 18 Jul 2023 05:04:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1689656654; bh=QCK4V4hDtJGQLnp4sGW8ftod2l3sAzUjJYomCPofwno=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=KgZpLAS9q7ytfh87v/z6cQJRO9pkuSykk/2ibzEUpJzhDYQliDqk/fqXMrdHS4Rik ZJ8PuS33pvz3HFI0Wv3LjDAvAU+OZBmpeeEM3uo1ISBIdU7c9pHhY4nIKAb3EdsSSw Jc9Oxbsmfipnzi8MsEh+STtVdQBjBTM9UtXe+XWEll4ERCcsQ9amk8BaFPOPCVd29z /DDOWqlu9ocJBYx4gku9O2st+Vn+Qrl24/5+NyC/xvn5VGYokPw9GsNr20h3HRt/GO r8DzBCwMhV99j6S5N9Ds6Qmjtq/+e/jBpkmmzJakpLe+4XRS75brwn+Gs0EbMikpr5 y1YA2Iq/HWQRA== Date: Tue, 18 Jul 2023 10:33:59 +0530 From: Manivannan Sadhasivam To: Frank Li Cc: Minghuan Lian , Mingkai Hu , Roy Zang , Lorenzo Pieralisi , Krzysztof =?utf-8?Q?Wilczy=C5=84ski?= , Rob Herring , Bjorn Helgaas , "open list:PCI DRIVER FOR FREESCALE LAYERSCAPE" , "open list:PCI DRIVER FOR FREESCALE LAYERSCAPE" , "moderated list:PCI DRIVER FOR FREESCALE LAYERSCAPE" , open list , imx@lists.linux.dev Subject: Re: [PATCH 2/2] PCI: layerscape: Add the workaround for lost link capablities during reset Message-ID: <20230718050359.GA4771@thinkpad> References: <20230615164113.2270698-1-Frank.Li@nxp.com> <20230615164113.2270698-2-Frank.Li@nxp.com> <20230717155910.GB35455@thinkpad> Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: On Mon, Jul 17, 2023 at 02:45:23PM -0400, Frank Li wrote: > On Mon, Jul 17, 2023 at 09:29:10PM +0530, Manivannan Sadhasivam wrote: > > On Thu, Jun 15, 2023 at 12:41:12PM -0400, Frank Li wrote: > > > From: Xiaowei Bao > > > > > > A workaround for the issue where the PCI Express Endpoint (EP) controller > > > loses the values of the Maximum Link Width and Supported Link Speed from > > > the Link Capabilities Register, which initially configured by the Reset > > > Configuration Word (RCW) during a link-down or hot reset event. > > > > > > > If this fixes an issue, then there should be a Fixes tag. > > It is not fixed a exist software issue, just workaround a hardwre errata. > But the hardware errata is there from the start, right? So technically this driver doesn't address that so far and so this patch looks like a fix to me. Plus adding a fixes tag and CCing stable list will allow this patch to be backported to stable kernels. - Mani > > > > > Signed-off-by: Xiaowei Bao > > > Signed-off-by: Hou Zhiqiang > > > Signed-off-by: Frank Li > > > --- > > > drivers/pci/controller/dwc/pci-layerscape-ep.c | 13 +++++++++++++ > > > 1 file changed, 13 insertions(+) > > > > > > diff --git a/drivers/pci/controller/dwc/pci-layerscape-ep.c b/drivers/pci/controller/dwc/pci-layerscape-ep.c > > > index 4e4fdd1dfea7..2ef02d827eeb 100644 > > > --- a/drivers/pci/controller/dwc/pci-layerscape-ep.c > > > +++ b/drivers/pci/controller/dwc/pci-layerscape-ep.c > > > @@ -45,6 +45,7 @@ struct ls_pcie_ep { > > > struct pci_epc_features *ls_epc; > > > const struct ls_pcie_ep_drvdata *drvdata; > > > int irq; > > > + u32 lnkcap; > > > bool big_endian; > > > }; > > > > > > @@ -73,6 +74,7 @@ static irqreturn_t ls_pcie_ep_event_handler(int irq, void *dev_id) > > > struct ls_pcie_ep *pcie = dev_id; > > > struct dw_pcie *pci = pcie->pci; > > > u32 val, cfg; > > > + u8 offset; > > > > > > val = ls_lut_readl(pcie, PEX_PF0_PME_MES_DR); > > > ls_lut_writel(pcie, PEX_PF0_PME_MES_DR, val); > > > @@ -81,6 +83,13 @@ static irqreturn_t ls_pcie_ep_event_handler(int irq, void *dev_id) > > > return IRQ_NONE; > > > > > > if (val & PEX_PF0_PME_MES_DR_LUD) { > > > + > > > > Please add a comment on why the LNKCAP is being restored here. > > > > > + offset = dw_pcie_find_capability(pci, PCI_CAP_ID_EXP); > > > + > > > + dw_pcie_dbi_ro_wr_en(pci); > > > + dw_pcie_writew_dbi(pci, offset + PCI_EXP_LNKCAP, pcie->lnkcap); > > > > lnkcap is a 32-bit variable, so you should use dw_pcie_writel_dbi(). > > > > - Mani > > > > > + dw_pcie_dbi_ro_wr_dis(pci); > > > + > > > cfg = ls_lut_readl(pcie, PEX_PF0_CONFIG); > > > cfg |= PEX_PF0_CFG_READY; > > > ls_lut_writel(pcie, PEX_PF0_CONFIG, cfg); > > > @@ -216,6 +225,7 @@ static int __init ls_pcie_ep_probe(struct platform_device *pdev) > > > struct ls_pcie_ep *pcie; > > > struct pci_epc_features *ls_epc; > > > struct resource *dbi_base; > > > + u8 offset; > > > int ret; > > > > > > pcie = devm_kzalloc(dev, sizeof(*pcie), GFP_KERNEL); > > > @@ -252,6 +262,9 @@ static int __init ls_pcie_ep_probe(struct platform_device *pdev) > > > > > > platform_set_drvdata(pdev, pcie); > > > > > > + offset = dw_pcie_find_capability(pci, PCI_CAP_ID_EXP); > > > + pcie->lnkcap = dw_pcie_readl_dbi(pci, offset + PCI_EXP_LNKCAP); > > > + > > > ret = dw_pcie_ep_init(&pci->ep); > > > if (ret) > > > return ret; > > > -- > > > 2.34.1 > > > > > > > -- > > மணிவண்ணன் சதாசிவம் -- மணிவண்ணன் சதாசிவம் From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from lists.ozlabs.org (lists.ozlabs.org [112.213.38.117]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 06002EB64DC for ; Tue, 18 Jul 2023 05:05:10 +0000 (UTC) Authentication-Results: lists.ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256 header.s=k20201202 header.b=KgZpLAS9; dkim-atps=neutral Received: from boromir.ozlabs.org (localhost [IPv6:::1]) by lists.ozlabs.org (Postfix) with ESMTP id 4R4n2F1Pv6z3bXH for ; Tue, 18 Jul 2023 15:05:09 +1000 (AEST) Authentication-Results: lists.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256 header.s=k20201202 header.b=KgZpLAS9; dkim-atps=neutral Authentication-Results: lists.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=kernel.org (client-ip=139.178.84.217; helo=dfw.source.kernel.org; envelope-from=mani@kernel.org; receiver=lists.ozlabs.org) Received: from dfw.source.kernel.org (dfw.source.kernel.org [139.178.84.217]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by lists.ozlabs.org (Postfix) with ESMTPS id 4R4n1F4q1Nz2yV5 for ; Tue, 18 Jul 2023 15:04:17 +1000 (AEST) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id A9DF06144A; Tue, 18 Jul 2023 05:04:14 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 83D7CC433C7; Tue, 18 Jul 2023 05:04:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1689656654; bh=QCK4V4hDtJGQLnp4sGW8ftod2l3sAzUjJYomCPofwno=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=KgZpLAS9q7ytfh87v/z6cQJRO9pkuSykk/2ibzEUpJzhDYQliDqk/fqXMrdHS4Rik ZJ8PuS33pvz3HFI0Wv3LjDAvAU+OZBmpeeEM3uo1ISBIdU7c9pHhY4nIKAb3EdsSSw Jc9Oxbsmfipnzi8MsEh+STtVdQBjBTM9UtXe+XWEll4ERCcsQ9amk8BaFPOPCVd29z /DDOWqlu9ocJBYx4gku9O2st+Vn+Qrl24/5+NyC/xvn5VGYokPw9GsNr20h3HRt/GO r8DzBCwMhV99j6S5N9Ds6Qmjtq/+e/jBpkmmzJakpLe+4XRS75brwn+Gs0EbMikpr5 y1YA2Iq/HWQRA== Date: Tue, 18 Jul 2023 10:33:59 +0530 From: Manivannan Sadhasivam To: Frank Li Subject: Re: [PATCH 2/2] PCI: layerscape: Add the workaround for lost link capablities during reset Message-ID: <20230718050359.GA4771@thinkpad> References: <20230615164113.2270698-1-Frank.Li@nxp.com> <20230615164113.2270698-2-Frank.Li@nxp.com> <20230717155910.GB35455@thinkpad> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: X-BeenThere: linuxppc-dev@lists.ozlabs.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Linux on PowerPC Developers Mail List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Krzysztof =?utf-8?Q?Wilczy=C5=84ski?= , imx@lists.linux.dev, Rob Herring , "open list:PCI DRIVER FOR FREESCALE LAYERSCAPE" , Lorenzo Pieralisi , open list , Minghuan Lian , "moderated list:PCI DRIVER FOR FREESCALE LAYERSCAPE" , Roy Zang , Bjorn Helgaas , "open list:PCI DRIVER FOR FREESCALE LAYERSCAPE" , Mingkai Hu Errors-To: linuxppc-dev-bounces+linuxppc-dev=archiver.kernel.org@lists.ozlabs.org Sender: "Linuxppc-dev" On Mon, Jul 17, 2023 at 02:45:23PM -0400, Frank Li wrote: > On Mon, Jul 17, 2023 at 09:29:10PM +0530, Manivannan Sadhasivam wrote: > > On Thu, Jun 15, 2023 at 12:41:12PM -0400, Frank Li wrote: > > > From: Xiaowei Bao > > > > > > A workaround for the issue where the PCI Express Endpoint (EP) controller > > > loses the values of the Maximum Link Width and Supported Link Speed from > > > the Link Capabilities Register, which initially configured by the Reset > > > Configuration Word (RCW) during a link-down or hot reset event. > > > > > > > If this fixes an issue, then there should be a Fixes tag. > > It is not fixed a exist software issue, just workaround a hardwre errata. > But the hardware errata is there from the start, right? So technically this driver doesn't address that so far and so this patch looks like a fix to me. Plus adding a fixes tag and CCing stable list will allow this patch to be backported to stable kernels. - Mani > > > > > Signed-off-by: Xiaowei Bao > > > Signed-off-by: Hou Zhiqiang > > > Signed-off-by: Frank Li > > > --- > > > drivers/pci/controller/dwc/pci-layerscape-ep.c | 13 +++++++++++++ > > > 1 file changed, 13 insertions(+) > > > > > > diff --git a/drivers/pci/controller/dwc/pci-layerscape-ep.c b/drivers/pci/controller/dwc/pci-layerscape-ep.c > > > index 4e4fdd1dfea7..2ef02d827eeb 100644 > > > --- a/drivers/pci/controller/dwc/pci-layerscape-ep.c > > > +++ b/drivers/pci/controller/dwc/pci-layerscape-ep.c > > > @@ -45,6 +45,7 @@ struct ls_pcie_ep { > > > struct pci_epc_features *ls_epc; > > > const struct ls_pcie_ep_drvdata *drvdata; > > > int irq; > > > + u32 lnkcap; > > > bool big_endian; > > > }; > > > > > > @@ -73,6 +74,7 @@ static irqreturn_t ls_pcie_ep_event_handler(int irq, void *dev_id) > > > struct ls_pcie_ep *pcie = dev_id; > > > struct dw_pcie *pci = pcie->pci; > > > u32 val, cfg; > > > + u8 offset; > > > > > > val = ls_lut_readl(pcie, PEX_PF0_PME_MES_DR); > > > ls_lut_writel(pcie, PEX_PF0_PME_MES_DR, val); > > > @@ -81,6 +83,13 @@ static irqreturn_t ls_pcie_ep_event_handler(int irq, void *dev_id) > > > return IRQ_NONE; > > > > > > if (val & PEX_PF0_PME_MES_DR_LUD) { > > > + > > > > Please add a comment on why the LNKCAP is being restored here. > > > > > + offset = dw_pcie_find_capability(pci, PCI_CAP_ID_EXP); > > > + > > > + dw_pcie_dbi_ro_wr_en(pci); > > > + dw_pcie_writew_dbi(pci, offset + PCI_EXP_LNKCAP, pcie->lnkcap); > > > > lnkcap is a 32-bit variable, so you should use dw_pcie_writel_dbi(). > > > > - Mani > > > > > + dw_pcie_dbi_ro_wr_dis(pci); > > > + > > > cfg = ls_lut_readl(pcie, PEX_PF0_CONFIG); > > > cfg |= PEX_PF0_CFG_READY; > > > ls_lut_writel(pcie, PEX_PF0_CONFIG, cfg); > > > @@ -216,6 +225,7 @@ static int __init ls_pcie_ep_probe(struct platform_device *pdev) > > > struct ls_pcie_ep *pcie; > > > struct pci_epc_features *ls_epc; > > > struct resource *dbi_base; > > > + u8 offset; > > > int ret; > > > > > > pcie = devm_kzalloc(dev, sizeof(*pcie), GFP_KERNEL); > > > @@ -252,6 +262,9 @@ static int __init ls_pcie_ep_probe(struct platform_device *pdev) > > > > > > platform_set_drvdata(pdev, pcie); > > > > > > + offset = dw_pcie_find_capability(pci, PCI_CAP_ID_EXP); > > > + pcie->lnkcap = dw_pcie_readl_dbi(pci, offset + PCI_EXP_LNKCAP); > > > + > > > ret = dw_pcie_ep_init(&pci->ep); > > > if (ret) > > > return ret; > > > -- > > > 2.34.1 > > > > > > > -- > > மணிவண்ணன் சதாசிவம் -- மணிவண்ணன் சதாசிவம் From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 5D877EB64DA for ; Wed, 19 Jul 2023 06:45:32 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=vDmxWqqVv/BwvFMP6XakJ2DlQF4QyPD7XxyIJqPh+pI=; b=h+lq8m9WmBLoUw y+LhTR2T3BPFWz5AeeQ0Lm/NbQb18y2F2irJcNRNhHXoSDSfpz//ICXTa/qPOANsNv2d1MB11vLn5 WHOwaFEsXrxDnpTlAxqFRTwv2xr3mrFqsAkvHdGJ7deOdbjmFWhRbQ+iZrt/M+Vv5VHbi4goB+1qj UpD08zElLAbCkHV7dRXaFPayQ7DDGXeYgoYu2MFaMhbU3safj3M7UikRz4dwzAl1z5zsR+9PZCSTF edjNeqUXSloppjc5Y/MqpysJNGYsSmZfmi/8Rb+cu1jvTiBpPatPha8B2xLweOks01pervwcjPC2D Y0IZ4O+8YnS+6aMb4iyA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1qM0w0-005sRA-0h; Wed, 19 Jul 2023 06:45:16 +0000 Received: from desiato.infradead.org ([2001:8b0:10b:1:d65d:64ff:fe57:4e05]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1qM0vz-005sQK-1H for linux-arm-kernel@bombadil.infradead.org; Wed, 19 Jul 2023 06:45:15 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=desiato.20200630; h=In-Reply-To:Content-Transfer-Encoding: Content-Type:MIME-Version:References:Message-ID:Subject:Cc:To:From:Date: Sender:Reply-To:Content-ID:Content-Description; bh=1q9i/rj6r35skn4D9f4qal0WPOawwiDT8WNWQTH0bfg=; b=FixBFvGEuHUXkQrncdMfDqBfAi ty9Y0NwnNvzp1FCUEcxetIxuoKx9T4kGxdS7HSspzVujw3GBziyst9qMim9QIaUMDd0b+ZkA2xuCo 2O+oMeotN0Z3gxvNUEyUToilIYJLoyuc+8z7x4xdET+DjqLKiRjq6Ehcy9HgshDJEfHZNqYEwlSKD bNojrXFgO3r8GYclCDlEtBbHEMlz+jalTkD+z5mkrJ4jUr0G+/sA8ry7T1U0N9NWVDg45GGdvcVU/ aW3NOzmHeQNrWxewJMIa022d6Fg3Cw0PLjWsEzmPLVO8l4g4aufHjBYqC1+/x0gbS6WDLMI8RovJV U6w1btgw==; Received: from dfw.source.kernel.org ([139.178.84.217]) by desiato.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1qLcsy-00BBD4-2Q for linux-arm-kernel@lists.infradead.org; Tue, 18 Jul 2023 05:04:35 +0000 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id A9DF06144A; Tue, 18 Jul 2023 05:04:14 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 83D7CC433C7; Tue, 18 Jul 2023 05:04:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1689656654; bh=QCK4V4hDtJGQLnp4sGW8ftod2l3sAzUjJYomCPofwno=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=KgZpLAS9q7ytfh87v/z6cQJRO9pkuSykk/2ibzEUpJzhDYQliDqk/fqXMrdHS4Rik ZJ8PuS33pvz3HFI0Wv3LjDAvAU+OZBmpeeEM3uo1ISBIdU7c9pHhY4nIKAb3EdsSSw Jc9Oxbsmfipnzi8MsEh+STtVdQBjBTM9UtXe+XWEll4ERCcsQ9amk8BaFPOPCVd29z /DDOWqlu9ocJBYx4gku9O2st+Vn+Qrl24/5+NyC/xvn5VGYokPw9GsNr20h3HRt/GO r8DzBCwMhV99j6S5N9Ds6Qmjtq/+e/jBpkmmzJakpLe+4XRS75brwn+Gs0EbMikpr5 y1YA2Iq/HWQRA== Date: Tue, 18 Jul 2023 10:33:59 +0530 From: Manivannan Sadhasivam To: Frank Li Cc: Minghuan Lian , Mingkai Hu , Roy Zang , Lorenzo Pieralisi , Krzysztof =?utf-8?Q?Wilczy=C5=84ski?= , Rob Herring , Bjorn Helgaas , "open list:PCI DRIVER FOR FREESCALE LAYERSCAPE" , "open list:PCI DRIVER FOR FREESCALE LAYERSCAPE" , "moderated list:PCI DRIVER FOR FREESCALE LAYERSCAPE" , open list , imx@lists.linux.dev Subject: Re: [PATCH 2/2] PCI: layerscape: Add the workaround for lost link capablities during reset Message-ID: <20230718050359.GA4771@thinkpad> References: <20230615164113.2270698-1-Frank.Li@nxp.com> <20230615164113.2270698-2-Frank.Li@nxp.com> <20230717155910.GB35455@thinkpad> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230718_060433_246821_77A112FE X-CRM114-Status: GOOD ( 29.78 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org T24gTW9uLCBKdWwgMTcsIDIwMjMgYXQgMDI6NDU6MjNQTSAtMDQwMCwgRnJhbmsgTGkgd3JvdGU6 Cj4gT24gTW9uLCBKdWwgMTcsIDIwMjMgYXQgMDk6Mjk6MTBQTSArMDUzMCwgTWFuaXZhbm5hbiBT YWRoYXNpdmFtIHdyb3RlOgo+ID4gT24gVGh1LCBKdW4gMTUsIDIwMjMgYXQgMTI6NDE6MTJQTSAt MDQwMCwgRnJhbmsgTGkgd3JvdGU6Cj4gPiA+IEZyb206IFhpYW93ZWkgQmFvIDx4aWFvd2VpLmJh b0BueHAuY29tPgo+ID4gPiAKPiA+ID4gQSB3b3JrYXJvdW5kIGZvciB0aGUgaXNzdWUgd2hlcmUg dGhlIFBDSSBFeHByZXNzIEVuZHBvaW50IChFUCkgY29udHJvbGxlcgo+ID4gPiBsb3NlcyB0aGUg dmFsdWVzIG9mIHRoZSBNYXhpbXVtIExpbmsgV2lkdGggYW5kIFN1cHBvcnRlZCBMaW5rIFNwZWVk IGZyb20KPiA+ID4gdGhlIExpbmsgQ2FwYWJpbGl0aWVzIFJlZ2lzdGVyLCB3aGljaCBpbml0aWFs bHkgY29uZmlndXJlZCBieSB0aGUgUmVzZXQKPiA+ID4gQ29uZmlndXJhdGlvbiBXb3JkIChSQ1cp IGR1cmluZyBhIGxpbmstZG93biBvciBob3QgcmVzZXQgZXZlbnQuCj4gPiA+IAo+ID4gCj4gPiBJ ZiB0aGlzIGZpeGVzIGFuIGlzc3VlLCB0aGVuIHRoZXJlIHNob3VsZCBiZSBhIEZpeGVzIHRhZy4K PiAKPiBJdCBpcyBub3QgZml4ZWQgYSBleGlzdCBzb2Z0d2FyZSBpc3N1ZSwganVzdCB3b3JrYXJv dW5kIGEgaGFyZHdyZSBlcnJhdGEuCj4gCgpCdXQgdGhlIGhhcmR3YXJlIGVycmF0YSBpcyB0aGVy ZSBmcm9tIHRoZSBzdGFydCwgcmlnaHQ/IFNvIHRlY2huaWNhbGx5IHRoaXMKZHJpdmVyIGRvZXNu J3QgYWRkcmVzcyB0aGF0IHNvIGZhciBhbmQgc28gdGhpcyBwYXRjaCBsb29rcyBsaWtlIGEgZml4 IHRvIG1lLgoKUGx1cyBhZGRpbmcgYSBmaXhlcyB0YWcgYW5kIENDaW5nIHN0YWJsZSBsaXN0IHdp bGwgYWxsb3cgdGhpcyBwYXRjaCB0byBiZQpiYWNrcG9ydGVkIHRvIHN0YWJsZSBrZXJuZWxzLgoK LSBNYW5pCgo+ID4gCj4gPiA+IFNpZ25lZC1vZmYtYnk6IFhpYW93ZWkgQmFvIDx4aWFvd2VpLmJh b0BueHAuY29tPgo+ID4gPiBTaWduZWQtb2ZmLWJ5OiBIb3UgWmhpcWlhbmcgPFpoaXFpYW5nLkhv dUBueHAuY29tPgo+ID4gPiBTaWduZWQtb2ZmLWJ5OiBGcmFuayBMaSA8RnJhbmsuTGlAbnhwLmNv bT4KPiA+ID4gLS0tCj4gPiA+ICBkcml2ZXJzL3BjaS9jb250cm9sbGVyL2R3Yy9wY2ktbGF5ZXJz Y2FwZS1lcC5jIHwgMTMgKysrKysrKysrKysrKwo+ID4gPiAgMSBmaWxlIGNoYW5nZWQsIDEzIGlu c2VydGlvbnMoKykKPiA+ID4gCj4gPiA+IGRpZmYgLS1naXQgYS9kcml2ZXJzL3BjaS9jb250cm9s bGVyL2R3Yy9wY2ktbGF5ZXJzY2FwZS1lcC5jIGIvZHJpdmVycy9wY2kvY29udHJvbGxlci9kd2Mv cGNpLWxheWVyc2NhcGUtZXAuYwo+ID4gPiBpbmRleCA0ZTRmZGQxZGZlYTcuLjJlZjAyZDgyN2Vl YiAxMDA2NDQKPiA+ID4gLS0tIGEvZHJpdmVycy9wY2kvY29udHJvbGxlci9kd2MvcGNpLWxheWVy c2NhcGUtZXAuYwo+ID4gPiArKysgYi9kcml2ZXJzL3BjaS9jb250cm9sbGVyL2R3Yy9wY2ktbGF5 ZXJzY2FwZS1lcC5jCj4gPiA+IEBAIC00NSw2ICs0NSw3IEBAIHN0cnVjdCBsc19wY2llX2VwIHsK PiA+ID4gIAlzdHJ1Y3QgcGNpX2VwY19mZWF0dXJlcwkJKmxzX2VwYzsKPiA+ID4gIAljb25zdCBz dHJ1Y3QgbHNfcGNpZV9lcF9kcnZkYXRhICpkcnZkYXRhOwo+ID4gPiAgCWludAkJCQlpcnE7Cj4g PiA+ICsJdTMyCQkJCWxua2NhcDsKPiA+ID4gIAlib29sCQkJCWJpZ19lbmRpYW47Cj4gPiA+ICB9 Owo+ID4gPiAgCj4gPiA+IEBAIC03Myw2ICs3NCw3IEBAIHN0YXRpYyBpcnFyZXR1cm5fdCBsc19w Y2llX2VwX2V2ZW50X2hhbmRsZXIoaW50IGlycSwgdm9pZCAqZGV2X2lkKQo+ID4gPiAgCXN0cnVj dCBsc19wY2llX2VwICpwY2llID0gZGV2X2lkOwo+ID4gPiAgCXN0cnVjdCBkd19wY2llICpwY2kg PSBwY2llLT5wY2k7Cj4gPiA+ICAJdTMyIHZhbCwgY2ZnOwo+ID4gPiArCXU4IG9mZnNldDsKPiA+ ID4gIAo+ID4gPiAgCXZhbCA9IGxzX2x1dF9yZWFkbChwY2llLCBQRVhfUEYwX1BNRV9NRVNfRFIp Owo+ID4gPiAgCWxzX2x1dF93cml0ZWwocGNpZSwgUEVYX1BGMF9QTUVfTUVTX0RSLCB2YWwpOwo+ ID4gPiBAQCAtODEsNiArODMsMTMgQEAgc3RhdGljIGlycXJldHVybl90IGxzX3BjaWVfZXBfZXZl bnRfaGFuZGxlcihpbnQgaXJxLCB2b2lkICpkZXZfaWQpCj4gPiA+ICAJCXJldHVybiBJUlFfTk9O RTsKPiA+ID4gIAo+ID4gPiAgCWlmICh2YWwgJiBQRVhfUEYwX1BNRV9NRVNfRFJfTFVEKSB7Cj4g PiA+ICsKPiA+IAo+ID4gUGxlYXNlIGFkZCBhIGNvbW1lbnQgb24gd2h5IHRoZSBMTktDQVAgaXMg YmVpbmcgcmVzdG9yZWQgaGVyZS4KPiA+IAo+ID4gPiArCQlvZmZzZXQgPSBkd19wY2llX2ZpbmRf Y2FwYWJpbGl0eShwY2ksIFBDSV9DQVBfSURfRVhQKTsKPiA+ID4gKwo+ID4gPiArCQlkd19wY2ll X2RiaV9yb193cl9lbihwY2kpOwo+ID4gPiArCQlkd19wY2llX3dyaXRld19kYmkocGNpLCBvZmZz ZXQgKyBQQ0lfRVhQX0xOS0NBUCwgcGNpZS0+bG5rY2FwKTsKPiA+IAo+ID4gbG5rY2FwIGlzIGEg MzItYml0IHZhcmlhYmxlLCBzbyB5b3Ugc2hvdWxkIHVzZSBkd19wY2llX3dyaXRlbF9kYmkoKS4K PiA+IAo+ID4gLSBNYW5pCj4gPiAKPiA+ID4gKwkJZHdfcGNpZV9kYmlfcm9fd3JfZGlzKHBjaSk7 Cj4gPiA+ICsKPiA+ID4gIAkJY2ZnID0gbHNfbHV0X3JlYWRsKHBjaWUsIFBFWF9QRjBfQ09ORklH KTsKPiA+ID4gIAkJY2ZnIHw9IFBFWF9QRjBfQ0ZHX1JFQURZOwo+ID4gPiAgCQlsc19sdXRfd3Jp dGVsKHBjaWUsIFBFWF9QRjBfQ09ORklHLCBjZmcpOwo+ID4gPiBAQCAtMjE2LDYgKzIyNSw3IEBA IHN0YXRpYyBpbnQgX19pbml0IGxzX3BjaWVfZXBfcHJvYmUoc3RydWN0IHBsYXRmb3JtX2Rldmlj ZSAqcGRldikKPiA+ID4gIAlzdHJ1Y3QgbHNfcGNpZV9lcCAqcGNpZTsKPiA+ID4gIAlzdHJ1Y3Qg cGNpX2VwY19mZWF0dXJlcyAqbHNfZXBjOwo+ID4gPiAgCXN0cnVjdCByZXNvdXJjZSAqZGJpX2Jh c2U7Cj4gPiA+ICsJdTggb2Zmc2V0Owo+ID4gPiAgCWludCByZXQ7Cj4gPiA+ICAKPiA+ID4gIAlw Y2llID0gZGV2bV9remFsbG9jKGRldiwgc2l6ZW9mKCpwY2llKSwgR0ZQX0tFUk5FTCk7Cj4gPiA+ IEBAIC0yNTIsNiArMjYyLDkgQEAgc3RhdGljIGludCBfX2luaXQgbHNfcGNpZV9lcF9wcm9iZShz dHJ1Y3QgcGxhdGZvcm1fZGV2aWNlICpwZGV2KQo+ID4gPiAgCj4gPiA+ICAJcGxhdGZvcm1fc2V0 X2RydmRhdGEocGRldiwgcGNpZSk7Cj4gPiA+ICAKPiA+ID4gKwlvZmZzZXQgPSBkd19wY2llX2Zp bmRfY2FwYWJpbGl0eShwY2ksIFBDSV9DQVBfSURfRVhQKTsKPiA+ID4gKwlwY2llLT5sbmtjYXAg PSBkd19wY2llX3JlYWRsX2RiaShwY2ksIG9mZnNldCArIFBDSV9FWFBfTE5LQ0FQKTsKPiA+ID4g Kwo+ID4gPiAgCXJldCA9IGR3X3BjaWVfZXBfaW5pdCgmcGNpLT5lcCk7Cj4gPiA+ICAJaWYgKHJl dCkKPiA+ID4gIAkJcmV0dXJuIHJldDsKPiA+ID4gLS0gCj4gPiA+IDIuMzQuMQo+ID4gPiAKPiA+ IAo+ID4gLS0gCj4gPiDgrq7grqPgrr/grrXgrqPgr43grqPgrqngr40g4K6a4K6k4K6+4K6a4K6/ 4K614K6u4K+NCgotLSAK4K6u4K6j4K6/4K614K6j4K+N4K6j4K6p4K+NIOCumuCupOCuvuCumuCu v+CuteCuruCvjQoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X18KbGludXgtYXJtLWtlcm5lbCBtYWlsaW5nIGxpc3QKbGludXgtYXJtLWtlcm5lbEBsaXN0cy5p bmZyYWRlYWQub3JnCmh0dHA6Ly9saXN0cy5pbmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGluZm8v bGludXgtYXJtLWtlcm5lbAo=