From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-yb1-f202.google.com (mail-yb1-f202.google.com [209.85.219.202]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C78527C for ; Sat, 29 Jul 2023 00:36:49 +0000 (UTC) Received: by mail-yb1-f202.google.com with SMTP id 3f1490d57ef6-c6dd0e46a52so2456383276.2 for ; Fri, 28 Jul 2023 17:36:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20221208; t=1690591008; x=1691195808; h=content-transfer-encoding:cc:to:from:subject:message-id:references :mime-version:in-reply-to:date:reply-to:from:to:cc:subject:date :message-id:reply-to; bh=lnJjXAesqZCa/d3cAwxx/7WBSyt0lo9G6LRvakzkto4=; b=jUn8aeUMa4Mel0fxTNeUgmAdowfZ8WdDGevz115eMJUb1kWUnD1KrKGJn3athxmT3Q nRztJg0rHN4brYK7r7uNEA05fwZh3DLvFUJWuvJ6SOZYBSZTJ4Cxm5M6Er3edx3p0nqd EipI9uNwne4aghFFZm8RGTZgXq/F+oCMjD3uNDjI61cdHJIFyKNswZS7CQrX9W0hBL9e ncYtX7j2qXZvLgBHOLxrIk6u3Z1lCcUKjIuKoy6bzqabjM0hDon6blY6ba+Yb1ooL6x+ SCEjsfZRKXucBcWnW1SsdeYILzCk+TIAMVRylmeWuCWIrAHTmXCnrkVlx5GfYWdBEG5F Ykdw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1690591008; x=1691195808; h=content-transfer-encoding:cc:to:from:subject:message-id:references :mime-version:in-reply-to:date:reply-to:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=lnJjXAesqZCa/d3cAwxx/7WBSyt0lo9G6LRvakzkto4=; b=euURQ+bq9l0h8hTkNJ4D9/d2+434IXrMx103+ZExsAnr3Cn8Px0QLBSoO6eaaQDyND GaSgb4vGpGIK5f+di1Ajse5Lx/ugl/srnirL9pF09/dv0hRTmrkJWgOBwbvD0X3ohqSq Yd0Io4lnoKvGNtX20IA/cPkxM8Ft1i24C4X1xwwbKclntorFtgGkitiKaXVc6fTnJSSI Phgrc5s8uPucKRBiQbtJQoeCcGHXz0MFnAjNobbKx+3ThzkSwm9y63bNOo1TZl2htxHO +T78BMAT+Lq0MwGo4VfNz+kpa+D7OmuSHKQkro641CQR7y6qSvbT8mJrLsDkBqLcgPzs bMvA== X-Gm-Message-State: ABy/qLaUlL+waI9OBlZCY3F0QjPj/P91Vrk+4SZMaqupVzrRbOq/4+1P VDllsOl4Rfco9jZLXh3PmCu3G/RwFpg= X-Google-Smtp-Source: APBJJlFAx7cM9mJRAhoJzWwy39g4Sjs+107mmAbO5cwLAWMvlzZPNUnBMDTU+W65N0ydcBPy6HTiHL+Uhj4= X-Received: from zagreus.c.googlers.com ([fda3:e722:ac3:cc00:7f:e700:c0a8:5c37]) (user=seanjc job=sendgmr) by 2002:a05:6902:1582:b0:d0a:353b:b93b with SMTP id k2-20020a056902158200b00d0a353bb93bmr18365ybu.3.1690591008343; Fri, 28 Jul 2023 17:36:48 -0700 (PDT) Reply-To: Sean Christopherson Date: Fri, 28 Jul 2023 17:36:10 -0700 In-Reply-To: <20230729003643.1053367-1-seanjc@google.com> Precedence: bulk X-Mailing-List: kvmarm@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20230729003643.1053367-1-seanjc@google.com> X-Mailer: git-send-email 2.41.0.487.g6d72f3e995-goog Message-ID: <20230729003643.1053367-2-seanjc@google.com> Subject: [PATCH v4 01/34] KVM: selftests: Rename the ASSERT_EQ macro From: Sean Christopherson To: Paolo Bonzini , Marc Zyngier , Oliver Upton , Christian Borntraeger , Janosch Frank , Claudio Imbrenda Cc: kvm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, kvmarm@lists.linux.dev, linux-kernel@vger.kernel.org, Sean Christopherson , Thomas Huth , "=?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?=" , Aaron Lewis Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable From: Thomas Huth There is already an ASSERT_EQ macro in the file tools/testing/selftests/kselftest_harness.h, so we currently can't include test_util.h from the KVM selftests together with that file. Rename the macro in the KVM selftests to TEST_ASSERT_EQ to avoid the problem - it is also more similar to the other macros in test_util.h that way. Suggested-by: Sean Christopherson Signed-off-by: Thomas Huth Reviewed-by: Philippe Mathieu-Daud=C3=A9 Signed-off-by: Sean Christopherson --- .../selftests/kvm/aarch64/aarch32_id_regs.c | 8 +-- .../selftests/kvm/aarch64/page_fault_test.c | 10 +-- .../testing/selftests/kvm/include/test_util.h | 4 +- tools/testing/selftests/kvm/lib/kvm_util.c | 2 +- .../selftests/kvm/max_guest_memory_test.c | 2 +- tools/testing/selftests/kvm/s390x/cmma_test.c | 62 +++++++++---------- tools/testing/selftests/kvm/s390x/memop.c | 6 +- tools/testing/selftests/kvm/s390x/tprot.c | 4 +- .../x86_64/dirty_log_page_splitting_test.c | 18 +++--- .../x86_64/exit_on_emulation_failure_test.c | 2 +- .../kvm/x86_64/nested_exceptions_test.c | 12 ++-- .../kvm/x86_64/recalc_apic_map_test.c | 6 +- .../selftests/kvm/x86_64/tsc_msrs_test.c | 32 +++++----- .../vmx_exception_with_invalid_guest_state.c | 2 +- .../selftests/kvm/x86_64/vmx_pmu_caps_test.c | 3 +- .../selftests/kvm/x86_64/xapic_state_test.c | 8 +-- .../selftests/kvm/x86_64/xen_vmcall_test.c | 20 +++--- 17 files changed, 101 insertions(+), 100 deletions(-) diff --git a/tools/testing/selftests/kvm/aarch64/aarch32_id_regs.c b/tools/= testing/selftests/kvm/aarch64/aarch32_id_regs.c index 4951ac53d1f8..b90580840b22 100644 --- a/tools/testing/selftests/kvm/aarch64/aarch32_id_regs.c +++ b/tools/testing/selftests/kvm/aarch64/aarch32_id_regs.c @@ -98,7 +98,7 @@ static void test_user_raz_wi(struct kvm_vcpu *vcpu) uint64_t val; =20 vcpu_get_reg(vcpu, reg_id, &val); - ASSERT_EQ(val, 0); + TEST_ASSERT_EQ(val, 0); =20 /* * Expect the ioctl to succeed with no effect on the register @@ -107,7 +107,7 @@ static void test_user_raz_wi(struct kvm_vcpu *vcpu) vcpu_set_reg(vcpu, reg_id, BAD_ID_REG_VAL); =20 vcpu_get_reg(vcpu, reg_id, &val); - ASSERT_EQ(val, 0); + TEST_ASSERT_EQ(val, 0); } } =20 @@ -127,14 +127,14 @@ static void test_user_raz_invariant(struct kvm_vcpu *= vcpu) uint64_t val; =20 vcpu_get_reg(vcpu, reg_id, &val); - ASSERT_EQ(val, 0); + TEST_ASSERT_EQ(val, 0); =20 r =3D __vcpu_set_reg(vcpu, reg_id, BAD_ID_REG_VAL); TEST_ASSERT(r < 0 && errno =3D=3D EINVAL, "unexpected KVM_SET_ONE_REG error: r=3D%d, errno=3D%d", r, errno); =20 vcpu_get_reg(vcpu, reg_id, &val); - ASSERT_EQ(val, 0); + TEST_ASSERT_EQ(val, 0); } } =20 diff --git a/tools/testing/selftests/kvm/aarch64/page_fault_test.c b/tools/= testing/selftests/kvm/aarch64/page_fault_test.c index df10f1ffa20d..e5bb8767d2cb 100644 --- a/tools/testing/selftests/kvm/aarch64/page_fault_test.c +++ b/tools/testing/selftests/kvm/aarch64/page_fault_test.c @@ -318,7 +318,7 @@ static int uffd_generic_handler(int uffd_mode, int uffd= , struct uffd_msg *msg, =20 TEST_ASSERT(uffd_mode =3D=3D UFFDIO_REGISTER_MODE_MISSING, "The only expected UFFD mode is MISSING"); - ASSERT_EQ(addr, (uint64_t)args->hva); + TEST_ASSERT_EQ(addr, (uint64_t)args->hva); =20 pr_debug("uffd fault: addr=3D%p write=3D%d\n", (void *)addr, !!(flags & UFFD_PAGEFAULT_FLAG_WRITE)); @@ -432,7 +432,7 @@ static void mmio_on_test_gpa_handler(struct kvm_vm *vm,= struct kvm_run *run) region =3D vm_get_mem_region(vm, MEM_REGION_TEST_DATA); hva =3D (void *)region->region.userspace_addr; =20 - ASSERT_EQ(run->mmio.phys_addr, region->region.guest_phys_addr); + TEST_ASSERT_EQ(run->mmio.phys_addr, region->region.guest_phys_addr); =20 memcpy(hva, run->mmio.data, run->mmio.len); events.mmio_exits +=3D 1; @@ -631,9 +631,9 @@ static void setup_default_handlers(struct test_desc *te= st) =20 static void check_event_counts(struct test_desc *test) { - ASSERT_EQ(test->expected_events.uffd_faults, events.uffd_faults); - ASSERT_EQ(test->expected_events.mmio_exits, events.mmio_exits); - ASSERT_EQ(test->expected_events.fail_vcpu_runs, events.fail_vcpu_runs); + TEST_ASSERT_EQ(test->expected_events.uffd_faults, events.uffd_faults); + TEST_ASSERT_EQ(test->expected_events.mmio_exits, events.mmio_exits); + TEST_ASSERT_EQ(test->expected_events.fail_vcpu_runs, events.fail_vcpu_run= s); } =20 static void print_test_banner(enum vm_guest_mode mode, struct test_params = *p) diff --git a/tools/testing/selftests/kvm/include/test_util.h b/tools/testin= g/selftests/kvm/include/test_util.h index a6e9f215ce70..e734e52d8a3a 100644 --- a/tools/testing/selftests/kvm/include/test_util.h +++ b/tools/testing/selftests/kvm/include/test_util.h @@ -53,11 +53,11 @@ void test_assert(bool exp, const char *exp_str, #define TEST_ASSERT(e, fmt, ...) \ test_assert((e), #e, __FILE__, __LINE__, fmt, ##__VA_ARGS__) =20 -#define ASSERT_EQ(a, b) do { \ +#define TEST_ASSERT_EQ(a, b) do { \ typeof(a) __a =3D (a); \ typeof(b) __b =3D (b); \ TEST_ASSERT(__a =3D=3D __b, \ - "ASSERT_EQ(%s, %s) failed.\n" \ + "TEST_ASSERT_EQ(%s, %s) failed.\n" \ "\t%s is %#lx\n" \ "\t%s is %#lx", \ #a, #b, #a, (unsigned long) __a, #b, (unsigned long) __b); \ diff --git a/tools/testing/selftests/kvm/lib/kvm_util.c b/tools/testing/sel= ftests/kvm/lib/kvm_util.c index 9741a7ff6380..3170d7a4520b 100644 --- a/tools/testing/selftests/kvm/lib/kvm_util.c +++ b/tools/testing/selftests/kvm/lib/kvm_util.c @@ -994,7 +994,7 @@ void vm_userspace_mem_region_add(struct kvm_vm *vm, if (src_type =3D=3D VM_MEM_SRC_ANONYMOUS_THP) alignment =3D max(backing_src_pagesz, alignment); =20 - ASSERT_EQ(guest_paddr, align_up(guest_paddr, backing_src_pagesz)); + TEST_ASSERT_EQ(guest_paddr, align_up(guest_paddr, backing_src_pagesz)); =20 /* Add enough memory to align up if necessary */ if (alignment > 1) diff --git a/tools/testing/selftests/kvm/max_guest_memory_test.c b/tools/te= sting/selftests/kvm/max_guest_memory_test.c index feaf2be20ff2..6628dc4dda89 100644 --- a/tools/testing/selftests/kvm/max_guest_memory_test.c +++ b/tools/testing/selftests/kvm/max_guest_memory_test.c @@ -55,7 +55,7 @@ static void rendezvous_with_boss(void) static void run_vcpu(struct kvm_vcpu *vcpu) { vcpu_run(vcpu); - ASSERT_EQ(get_ucall(vcpu, NULL), UCALL_DONE); + TEST_ASSERT_EQ(get_ucall(vcpu, NULL), UCALL_DONE); } =20 static void *vcpu_worker(void *data) diff --git a/tools/testing/selftests/kvm/s390x/cmma_test.c b/tools/testing/= selftests/kvm/s390x/cmma_test.c index 1d73e78e8fa7..c8e0a6495a63 100644 --- a/tools/testing/selftests/kvm/s390x/cmma_test.c +++ b/tools/testing/selftests/kvm/s390x/cmma_test.c @@ -237,8 +237,8 @@ static void test_get_cmma_basic(void) =20 /* GET_CMMA_BITS without CMMA enabled should fail */ rc =3D vm_get_cmma_bits(vm, 0, &errno_out); - ASSERT_EQ(rc, -1); - ASSERT_EQ(errno_out, ENXIO); + TEST_ASSERT_EQ(rc, -1); + TEST_ASSERT_EQ(errno_out, ENXIO); =20 enable_cmma(vm); vcpu =3D vm_vcpu_add(vm, 1, guest_do_one_essa); @@ -247,31 +247,31 @@ static void test_get_cmma_basic(void) =20 /* GET_CMMA_BITS without migration mode and without peeking should fail *= / rc =3D vm_get_cmma_bits(vm, 0, &errno_out); - ASSERT_EQ(rc, -1); - ASSERT_EQ(errno_out, EINVAL); + TEST_ASSERT_EQ(rc, -1); + TEST_ASSERT_EQ(errno_out, EINVAL); =20 /* GET_CMMA_BITS without migration mode and with peeking should work */ rc =3D vm_get_cmma_bits(vm, KVM_S390_CMMA_PEEK, &errno_out); - ASSERT_EQ(rc, 0); - ASSERT_EQ(errno_out, 0); + TEST_ASSERT_EQ(rc, 0); + TEST_ASSERT_EQ(errno_out, 0); =20 enable_dirty_tracking(vm); enable_migration_mode(vm); =20 /* GET_CMMA_BITS with invalid flags */ rc =3D vm_get_cmma_bits(vm, 0xfeedc0fe, &errno_out); - ASSERT_EQ(rc, -1); - ASSERT_EQ(errno_out, EINVAL); + TEST_ASSERT_EQ(rc, -1); + TEST_ASSERT_EQ(errno_out, EINVAL); =20 kvm_vm_free(vm); } =20 static void assert_exit_was_hypercall(struct kvm_vcpu *vcpu) { - ASSERT_EQ(vcpu->run->exit_reason, 13); - ASSERT_EQ(vcpu->run->s390_sieic.icptcode, 4); - ASSERT_EQ(vcpu->run->s390_sieic.ipa, 0x8300); - ASSERT_EQ(vcpu->run->s390_sieic.ipb, 0x5010000); + TEST_ASSERT_EQ(vcpu->run->exit_reason, 13); + TEST_ASSERT_EQ(vcpu->run->s390_sieic.icptcode, 4); + TEST_ASSERT_EQ(vcpu->run->s390_sieic.ipa, 0x8300); + TEST_ASSERT_EQ(vcpu->run->s390_sieic.ipb, 0x5010000); } =20 static void test_migration_mode(void) @@ -283,8 +283,8 @@ static void test_migration_mode(void) =20 /* enabling migration mode on a VM without memory should fail */ rc =3D __enable_migration_mode(vm); - ASSERT_EQ(rc, -1); - ASSERT_EQ(errno, EINVAL); + TEST_ASSERT_EQ(rc, -1); + TEST_ASSERT_EQ(errno, EINVAL); TEST_ASSERT(!is_migration_mode_on(vm), "migration mode should still be of= f"); errno =3D 0; =20 @@ -304,8 +304,8 @@ static void test_migration_mode(void) =20 /* migration mode when memslots have dirty tracking off should fail */ rc =3D __enable_migration_mode(vm); - ASSERT_EQ(rc, -1); - ASSERT_EQ(errno, EINVAL); + TEST_ASSERT_EQ(rc, -1); + TEST_ASSERT_EQ(errno, EINVAL); TEST_ASSERT(!is_migration_mode_on(vm), "migration mode should still be of= f"); errno =3D 0; =20 @@ -314,7 +314,7 @@ static void test_migration_mode(void) =20 /* enabling migration mode should work now */ rc =3D __enable_migration_mode(vm); - ASSERT_EQ(rc, 0); + TEST_ASSERT_EQ(rc, 0); TEST_ASSERT(is_migration_mode_on(vm), "migration mode should be on"); errno =3D 0; =20 @@ -350,7 +350,7 @@ static void test_migration_mode(void) */ vm_mem_region_set_flags(vm, TEST_DATA_TWO_MEMSLOT, KVM_MEM_LOG_DIRTY_PAGE= S); rc =3D __enable_migration_mode(vm); - ASSERT_EQ(rc, 0); + TEST_ASSERT_EQ(rc, 0); TEST_ASSERT(is_migration_mode_on(vm), "migration mode should be on"); errno =3D 0; =20 @@ -394,9 +394,9 @@ static void assert_all_slots_cmma_dirty(struct kvm_vm *= vm) }; memset(cmma_value_buf, 0xff, sizeof(cmma_value_buf)); vm_ioctl(vm, KVM_S390_GET_CMMA_BITS, &args); - ASSERT_EQ(args.count, MAIN_PAGE_COUNT); - ASSERT_EQ(args.remaining, TEST_DATA_PAGE_COUNT); - ASSERT_EQ(args.start_gfn, 0); + TEST_ASSERT_EQ(args.count, MAIN_PAGE_COUNT); + TEST_ASSERT_EQ(args.remaining, TEST_DATA_PAGE_COUNT); + TEST_ASSERT_EQ(args.start_gfn, 0); =20 /* ...and then - after a hole - the TEST_DATA memslot should follow */ args =3D (struct kvm_s390_cmma_log){ @@ -407,9 +407,9 @@ static void assert_all_slots_cmma_dirty(struct kvm_vm *= vm) }; memset(cmma_value_buf, 0xff, sizeof(cmma_value_buf)); vm_ioctl(vm, KVM_S390_GET_CMMA_BITS, &args); - ASSERT_EQ(args.count, TEST_DATA_PAGE_COUNT); - ASSERT_EQ(args.start_gfn, TEST_DATA_START_GFN); - ASSERT_EQ(args.remaining, 0); + TEST_ASSERT_EQ(args.count, TEST_DATA_PAGE_COUNT); + TEST_ASSERT_EQ(args.start_gfn, TEST_DATA_START_GFN); + TEST_ASSERT_EQ(args.remaining, 0); =20 /* ...and nothing else should be there */ args =3D (struct kvm_s390_cmma_log){ @@ -420,9 +420,9 @@ static void assert_all_slots_cmma_dirty(struct kvm_vm *= vm) }; memset(cmma_value_buf, 0xff, sizeof(cmma_value_buf)); vm_ioctl(vm, KVM_S390_GET_CMMA_BITS, &args); - ASSERT_EQ(args.count, 0); - ASSERT_EQ(args.start_gfn, 0); - ASSERT_EQ(args.remaining, 0); + TEST_ASSERT_EQ(args.count, 0); + TEST_ASSERT_EQ(args.start_gfn, 0); + TEST_ASSERT_EQ(args.remaining, 0); } =20 /** @@ -498,11 +498,11 @@ static void assert_cmma_dirty(u64 first_dirty_gfn, u64 dirty_gfn_count, const struct kvm_s390_cmma_log *res) { - ASSERT_EQ(res->start_gfn, first_dirty_gfn); - ASSERT_EQ(res->count, dirty_gfn_count); + TEST_ASSERT_EQ(res->start_gfn, first_dirty_gfn); + TEST_ASSERT_EQ(res->count, dirty_gfn_count); for (size_t i =3D 0; i < dirty_gfn_count; i++) - ASSERT_EQ(cmma_value_buf[0], 0x0); /* stable state */ - ASSERT_EQ(cmma_value_buf[dirty_gfn_count], 0xff); /* not touched */ + TEST_ASSERT_EQ(cmma_value_buf[0], 0x0); /* stable state */ + TEST_ASSERT_EQ(cmma_value_buf[dirty_gfn_count], 0xff); /* not touched */ } =20 static void test_get_skip_holes(void) diff --git a/tools/testing/selftests/kvm/s390x/memop.c b/tools/testing/self= tests/kvm/s390x/memop.c index 8e4b94d7b8dd..de73dc030905 100644 --- a/tools/testing/selftests/kvm/s390x/memop.c +++ b/tools/testing/selftests/kvm/s390x/memop.c @@ -281,8 +281,8 @@ enum stage { if (uc.cmd =3D=3D UCALL_ABORT) { \ REPORT_GUEST_ASSERT_2(uc, "hints: %lu, %lu"); \ } \ - ASSERT_EQ(uc.cmd, UCALL_SYNC); \ - ASSERT_EQ(uc.args[1], __stage); \ + TEST_ASSERT_EQ(uc.cmd, UCALL_SYNC); \ + TEST_ASSERT_EQ(uc.args[1], __stage); \ }) \ =20 static void prepare_mem12(void) @@ -808,7 +808,7 @@ static void test_termination(void) HOST_SYNC(t.vcpu, STAGE_IDLED); MOP(t.vm, ABSOLUTE, READ, &teid, sizeof(teid), GADDR(prefix + 168)); /* Bits 56, 60, 61 form a code, 0 being the only one allowing for termina= tion */ - ASSERT_EQ(teid & teid_mask, 0); + TEST_ASSERT_EQ(teid & teid_mask, 0); =20 kvm_vm_free(t.kvm_vm); } diff --git a/tools/testing/selftests/kvm/s390x/tprot.c b/tools/testing/self= tests/kvm/s390x/tprot.c index a9a0b76e5fa4..40d3ea16c052 100644 --- a/tools/testing/selftests/kvm/s390x/tprot.c +++ b/tools/testing/selftests/kvm/s390x/tprot.c @@ -191,8 +191,8 @@ static void guest_code(void) get_ucall(__vcpu, &uc); \ if (uc.cmd =3D=3D UCALL_ABORT) \ REPORT_GUEST_ASSERT_2(uc, "hints: %lu, %lu"); \ - ASSERT_EQ(uc.cmd, UCALL_SYNC); \ - ASSERT_EQ(uc.args[1], __stage); \ + TEST_ASSERT_EQ(uc.cmd, UCALL_SYNC); \ + TEST_ASSERT_EQ(uc.args[1], __stage); \ }) =20 #define HOST_SYNC(vcpu, stage) \ diff --git a/tools/testing/selftests/kvm/x86_64/dirty_log_page_splitting_te= st.c b/tools/testing/selftests/kvm/x86_64/dirty_log_page_splitting_test.c index beb7e2c10211..634c6bfcd572 100644 --- a/tools/testing/selftests/kvm/x86_64/dirty_log_page_splitting_test.c +++ b/tools/testing/selftests/kvm/x86_64/dirty_log_page_splitting_test.c @@ -72,7 +72,7 @@ static void vcpu_worker(struct memstress_vcpu_args *vcpu_= args) =20 vcpu_run(vcpu); =20 - ASSERT_EQ(get_ucall(vcpu, NULL), UCALL_SYNC); + TEST_ASSERT_EQ(get_ucall(vcpu, NULL), UCALL_SYNC); =20 vcpu_last_completed_iteration[vcpu_idx] =3D current_iteration; =20 @@ -179,12 +179,12 @@ static void run_test(enum vm_guest_mode mode, void *u= nused) * with that capability. */ if (dirty_log_manual_caps) { - ASSERT_EQ(stats_clear_pass[0].hugepages, 0); - ASSERT_EQ(stats_clear_pass[0].pages_4k, total_4k_pages); - ASSERT_EQ(stats_dirty_logging_enabled.hugepages, stats_populated.hugepag= es); + TEST_ASSERT_EQ(stats_clear_pass[0].hugepages, 0); + TEST_ASSERT_EQ(stats_clear_pass[0].pages_4k, total_4k_pages); + TEST_ASSERT_EQ(stats_dirty_logging_enabled.hugepages, stats_populated.hu= gepages); } else { - ASSERT_EQ(stats_dirty_logging_enabled.hugepages, 0); - ASSERT_EQ(stats_dirty_logging_enabled.pages_4k, total_4k_pages); + TEST_ASSERT_EQ(stats_dirty_logging_enabled.hugepages, 0); + TEST_ASSERT_EQ(stats_dirty_logging_enabled.pages_4k, total_4k_pages); } =20 /* @@ -192,9 +192,9 @@ static void run_test(enum vm_guest_mode mode, void *unu= sed) * memory again, the page counts should be the same as they were * right after initial population of memory. */ - ASSERT_EQ(stats_populated.pages_4k, stats_repopulated.pages_4k); - ASSERT_EQ(stats_populated.pages_2m, stats_repopulated.pages_2m); - ASSERT_EQ(stats_populated.pages_1g, stats_repopulated.pages_1g); + TEST_ASSERT_EQ(stats_populated.pages_4k, stats_repopulated.pages_4k); + TEST_ASSERT_EQ(stats_populated.pages_2m, stats_repopulated.pages_2m); + TEST_ASSERT_EQ(stats_populated.pages_1g, stats_repopulated.pages_1g); } =20 static void help(char *name) diff --git a/tools/testing/selftests/kvm/x86_64/exit_on_emulation_failure_t= est.c b/tools/testing/selftests/kvm/x86_64/exit_on_emulation_failure_test.c index e334844d6e1d..6c2e5e0ceb1f 100644 --- a/tools/testing/selftests/kvm/x86_64/exit_on_emulation_failure_test.c +++ b/tools/testing/selftests/kvm/x86_64/exit_on_emulation_failure_test.c @@ -35,7 +35,7 @@ int main(int argc, char *argv[]) vcpu_run(vcpu); handle_flds_emulation_failure_exit(vcpu); vcpu_run(vcpu); - ASSERT_EQ(get_ucall(vcpu, NULL), UCALL_DONE); + TEST_ASSERT_EQ(get_ucall(vcpu, NULL), UCALL_DONE); =20 kvm_vm_free(vm); return 0; diff --git a/tools/testing/selftests/kvm/x86_64/nested_exceptions_test.c b/= tools/testing/selftests/kvm/x86_64/nested_exceptions_test.c index 6502aa23c2f8..5f074a6da90c 100644 --- a/tools/testing/selftests/kvm/x86_64/nested_exceptions_test.c +++ b/tools/testing/selftests/kvm/x86_64/nested_exceptions_test.c @@ -247,12 +247,12 @@ int main(int argc, char *argv[]) =20 /* Verify the pending events comes back out the same as it went in. */ vcpu_events_get(vcpu, &events); - ASSERT_EQ(events.flags & KVM_VCPUEVENT_VALID_PAYLOAD, - KVM_VCPUEVENT_VALID_PAYLOAD); - ASSERT_EQ(events.exception.pending, true); - ASSERT_EQ(events.exception.nr, SS_VECTOR); - ASSERT_EQ(events.exception.has_error_code, true); - ASSERT_EQ(events.exception.error_code, SS_ERROR_CODE); + TEST_ASSERT_EQ(events.flags & KVM_VCPUEVENT_VALID_PAYLOAD, + KVM_VCPUEVENT_VALID_PAYLOAD); + TEST_ASSERT_EQ(events.exception.pending, true); + TEST_ASSERT_EQ(events.exception.nr, SS_VECTOR); + TEST_ASSERT_EQ(events.exception.has_error_code, true); + TEST_ASSERT_EQ(events.exception.error_code, SS_ERROR_CODE); =20 /* * Run for real with the pending #SS, L1 should get a VM-Exit due to diff --git a/tools/testing/selftests/kvm/x86_64/recalc_apic_map_test.c b/to= ols/testing/selftests/kvm/x86_64/recalc_apic_map_test.c index 4c416ebe7d66..cbc92a862ea9 100644 --- a/tools/testing/selftests/kvm/x86_64/recalc_apic_map_test.c +++ b/tools/testing/selftests/kvm/x86_64/recalc_apic_map_test.c @@ -57,7 +57,7 @@ int main(void) for (i =3D 0; i < KVM_MAX_VCPUS; i++) vcpu_set_msr(vcpus[i], MSR_IA32_APICBASE, LAPIC_X2APIC); =20 - ASSERT_EQ(pthread_create(&thread, NULL, race, vcpus[0]), 0); + TEST_ASSERT_EQ(pthread_create(&thread, NULL, race, vcpus[0]), 0); =20 vcpuN =3D vcpus[KVM_MAX_VCPUS - 1]; for (t =3D time(NULL) + TIMEOUT; time(NULL) < t;) { @@ -65,8 +65,8 @@ int main(void) vcpu_set_msr(vcpuN, MSR_IA32_APICBASE, LAPIC_DISABLED); } =20 - ASSERT_EQ(pthread_cancel(thread), 0); - ASSERT_EQ(pthread_join(thread, NULL), 0); + TEST_ASSERT_EQ(pthread_cancel(thread), 0); + TEST_ASSERT_EQ(pthread_join(thread, NULL), 0); =20 kvm_vm_free(vm); =20 diff --git a/tools/testing/selftests/kvm/x86_64/tsc_msrs_test.c b/tools/tes= ting/selftests/kvm/x86_64/tsc_msrs_test.c index c9f67702f657..9265965bd2cd 100644 --- a/tools/testing/selftests/kvm/x86_64/tsc_msrs_test.c +++ b/tools/testing/selftests/kvm/x86_64/tsc_msrs_test.c @@ -103,39 +103,39 @@ int main(void) vm =3D vm_create_with_one_vcpu(&vcpu, guest_code); =20 val =3D 0; - ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC), val); - ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC_ADJUST), val); + TEST_ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC), val); + TEST_ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC_ADJUST), val); =20 /* Guest: writes to MSR_IA32_TSC affect both MSRs. */ run_vcpu(vcpu, 1); val =3D 1ull * GUEST_STEP; - ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC), val); - ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC_ADJUST), val); + TEST_ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC), val); + TEST_ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC_ADJUST), val); =20 /* Guest: writes to MSR_IA32_TSC_ADJUST affect both MSRs. */ run_vcpu(vcpu, 2); val =3D 2ull * GUEST_STEP; - ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC), val); - ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC_ADJUST), val); + TEST_ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC), val); + TEST_ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC_ADJUST), val); =20 /* * Host: writes to MSR_IA32_TSC set the host-side offset * and therefore do not change MSR_IA32_TSC_ADJUST. */ vcpu_set_msr(vcpu, MSR_IA32_TSC, HOST_ADJUST + val); - ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC), HOST_ADJUST + val); - ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC_ADJUST), val); + TEST_ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC), HOST_ADJUST + val); + TEST_ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC_ADJUST), val); run_vcpu(vcpu, 3); =20 /* Host: writes to MSR_IA32_TSC_ADJUST do not modify the TSC. */ vcpu_set_msr(vcpu, MSR_IA32_TSC_ADJUST, UNITY * 123456); - ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC), HOST_ADJUST + val); - ASSERT_EQ(vcpu_get_msr(vcpu, MSR_IA32_TSC_ADJUST), UNITY * 123456); + TEST_ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC), HOST_ADJUST + val); + TEST_ASSERT_EQ(vcpu_get_msr(vcpu, MSR_IA32_TSC_ADJUST), UNITY * 123456); =20 /* Restore previous value. */ vcpu_set_msr(vcpu, MSR_IA32_TSC_ADJUST, val); - ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC), HOST_ADJUST + val); - ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC_ADJUST), val); + TEST_ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC), HOST_ADJUST + val); + TEST_ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC_ADJUST), val); =20 /* * Guest: writes to MSR_IA32_TSC_ADJUST do not destroy the @@ -143,8 +143,8 @@ int main(void) */ run_vcpu(vcpu, 4); val =3D 3ull * GUEST_STEP; - ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC), HOST_ADJUST + val); - ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC_ADJUST), val); + TEST_ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC), HOST_ADJUST + val); + TEST_ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC_ADJUST), val); =20 /* * Guest: writes to MSR_IA32_TSC affect both MSRs, so the host-side @@ -152,8 +152,8 @@ int main(void) */ run_vcpu(vcpu, 5); val =3D 4ull * GUEST_STEP; - ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC), val); - ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC_ADJUST), val - HOST_ADJUST); + TEST_ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC), val); + TEST_ASSERT_EQ(rounded_host_rdmsr(MSR_IA32_TSC_ADJUST), val - HOST_ADJUST= ); =20 kvm_vm_free(vm); =20 diff --git a/tools/testing/selftests/kvm/x86_64/vmx_exception_with_invalid_= guest_state.c b/tools/testing/selftests/kvm/x86_64/vmx_exception_with_inval= id_guest_state.c index be0bdb8c6f78..a9b827c69f32 100644 --- a/tools/testing/selftests/kvm/x86_64/vmx_exception_with_invalid_guest_s= tate.c +++ b/tools/testing/selftests/kvm/x86_64/vmx_exception_with_invalid_guest_s= tate.c @@ -50,7 +50,7 @@ static void set_timer(void) timer.it_value.tv_sec =3D 0; timer.it_value.tv_usec =3D 200; timer.it_interval =3D timer.it_value; - ASSERT_EQ(setitimer(ITIMER_REAL, &timer, NULL), 0); + TEST_ASSERT_EQ(setitimer(ITIMER_REAL, &timer, NULL), 0); } =20 static void set_or_clear_invalid_guest_state(struct kvm_vcpu *vcpu, bool s= et) diff --git a/tools/testing/selftests/kvm/x86_64/vmx_pmu_caps_test.c b/tools= /testing/selftests/kvm/x86_64/vmx_pmu_caps_test.c index 4c90f76930f9..34efd57c2b32 100644 --- a/tools/testing/selftests/kvm/x86_64/vmx_pmu_caps_test.c +++ b/tools/testing/selftests/kvm/x86_64/vmx_pmu_caps_test.c @@ -103,7 +103,8 @@ static void test_guest_wrmsr_perf_capabilities(union pe= rf_capabilities host_cap) TEST_FAIL("Unexpected ucall: %lu", uc.cmd); } =20 - ASSERT_EQ(vcpu_get_msr(vcpu, MSR_IA32_PERF_CAPABILITIES), host_cap.capabi= lities); + TEST_ASSERT_EQ(vcpu_get_msr(vcpu, MSR_IA32_PERF_CAPABILITIES), + host_cap.capabilities); =20 vcpu_set_msr(vcpu, MSR_IA32_PERF_CAPABILITIES, host_cap.capabilities); =20 diff --git a/tools/testing/selftests/kvm/x86_64/xapic_state_test.c b/tools/= testing/selftests/kvm/x86_64/xapic_state_test.c index 396c13f42457..ab75b873a4ad 100644 --- a/tools/testing/selftests/kvm/x86_64/xapic_state_test.c +++ b/tools/testing/selftests/kvm/x86_64/xapic_state_test.c @@ -65,17 +65,17 @@ static void ____test_icr(struct xapic_vcpu *x, uint64_t= val) vcpu_ioctl(vcpu, KVM_SET_LAPIC, &xapic); =20 vcpu_run(vcpu); - ASSERT_EQ(get_ucall(vcpu, &uc), UCALL_SYNC); - ASSERT_EQ(uc.args[1], val); + TEST_ASSERT_EQ(get_ucall(vcpu, &uc), UCALL_SYNC); + TEST_ASSERT_EQ(uc.args[1], val); =20 vcpu_ioctl(vcpu, KVM_GET_LAPIC, &xapic); icr =3D (u64)(*((u32 *)&xapic.regs[APIC_ICR])) | (u64)(*((u32 *)&xapic.regs[APIC_ICR2])) << 32; if (!x->is_x2apic) { val &=3D (-1u | (0xffull << (32 + 24))); - ASSERT_EQ(icr, val & ~APIC_ICR_BUSY); + TEST_ASSERT_EQ(icr, val & ~APIC_ICR_BUSY); } else { - ASSERT_EQ(icr & ~APIC_ICR_BUSY, val & ~APIC_ICR_BUSY); + TEST_ASSERT_EQ(icr & ~APIC_ICR_BUSY, val & ~APIC_ICR_BUSY); } } =20 diff --git a/tools/testing/selftests/kvm/x86_64/xen_vmcall_test.c b/tools/t= esting/selftests/kvm/x86_64/xen_vmcall_test.c index c94cde3b523f..e149d0574961 100644 --- a/tools/testing/selftests/kvm/x86_64/xen_vmcall_test.c +++ b/tools/testing/selftests/kvm/x86_64/xen_vmcall_test.c @@ -108,16 +108,16 @@ int main(int argc, char *argv[]) vcpu_run(vcpu); =20 if (run->exit_reason =3D=3D KVM_EXIT_XEN) { - ASSERT_EQ(run->xen.type, KVM_EXIT_XEN_HCALL); - ASSERT_EQ(run->xen.u.hcall.cpl, 0); - ASSERT_EQ(run->xen.u.hcall.longmode, 1); - ASSERT_EQ(run->xen.u.hcall.input, INPUTVALUE); - ASSERT_EQ(run->xen.u.hcall.params[0], ARGVALUE(1)); - ASSERT_EQ(run->xen.u.hcall.params[1], ARGVALUE(2)); - ASSERT_EQ(run->xen.u.hcall.params[2], ARGVALUE(3)); - ASSERT_EQ(run->xen.u.hcall.params[3], ARGVALUE(4)); - ASSERT_EQ(run->xen.u.hcall.params[4], ARGVALUE(5)); - ASSERT_EQ(run->xen.u.hcall.params[5], ARGVALUE(6)); + TEST_ASSERT_EQ(run->xen.type, KVM_EXIT_XEN_HCALL); + TEST_ASSERT_EQ(run->xen.u.hcall.cpl, 0); + TEST_ASSERT_EQ(run->xen.u.hcall.longmode, 1); + TEST_ASSERT_EQ(run->xen.u.hcall.input, INPUTVALUE); + TEST_ASSERT_EQ(run->xen.u.hcall.params[0], ARGVALUE(1)); + TEST_ASSERT_EQ(run->xen.u.hcall.params[1], ARGVALUE(2)); + TEST_ASSERT_EQ(run->xen.u.hcall.params[2], ARGVALUE(3)); + TEST_ASSERT_EQ(run->xen.u.hcall.params[3], ARGVALUE(4)); + TEST_ASSERT_EQ(run->xen.u.hcall.params[4], ARGVALUE(5)); + TEST_ASSERT_EQ(run->xen.u.hcall.params[5], ARGVALUE(6)); run->xen.u.hcall.result =3D RETVALUE; continue; } --=20 2.41.0.487.g6d72f3e995-goog From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 4C262C00528 for ; Sat, 29 Jul 2023 00:37:33 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:Reply-To:List-Subscribe:List-Help: List-Post:List-Archive:List-Unsubscribe:List-Id:Cc:To:From:Subject:Message-ID :References:Mime-Version:In-Reply-To:Date:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=gP5VwHXeb4VXpM+7//Jgcv1kAb2fHunhQTV+GykyxIM=; b=fZoQzebiehsBoF 2M3reIMMsK2/5wFkmuAwNbazG9+4smjb8rSbwOd0fQtZvxx6UPCD/Mj8hFcIYW1U0dsSJN3glp6fJ M2oK8sGsw3xm93kaJZajssu2dQdlQ+1uPWBe4xBut7upNu15QUR/Jv3BxZjtOubxUgDJDlRDDXBZa LDI7ntqydA/+Bgrq7Z0zT94RKtTyyER2Ssxjeu+mVEWqVC1fiafqRv20l5oPdqOSzV50crphIW+od TiLr7jG6jXitOwIXveOTx7uD/MaX4c54U6A4dIABawViBCxE5ay+D//T3U6pkJBn0rBvP+GYRyajr kQF6M60YeNQt9KaivIKg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1qPXxD-005cg9-21; Sat, 29 Jul 2023 00:37:07 +0000 Received: from mail-yb1-xb4a.google.com ([2607:f8b0:4864:20::b4a]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1qPXwz-005cZN-2g for linux-arm-kernel@lists.infradead.org; Sat, 29 Jul 2023 00:36:58 +0000 Received: by mail-yb1-xb4a.google.com with SMTP id 3f1490d57ef6-d2a7ec86216so468282276.0 for ; Fri, 28 Jul 2023 17:36:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20221208; t=1690591008; x=1691195808; h=content-transfer-encoding:cc:to:from:subject:message-id:references :mime-version:in-reply-to:date:reply-to:from:to:cc:subject:date :message-id:reply-to; bh=lnJjXAesqZCa/d3cAwxx/7WBSyt0lo9G6LRvakzkto4=; b=jUn8aeUMa4Mel0fxTNeUgmAdowfZ8WdDGevz115eMJUb1kWUnD1KrKGJn3athxmT3Q nRztJg0rHN4brYK7r7uNEA05fwZh3DLvFUJWuvJ6SOZYBSZTJ4Cxm5M6Er3edx3p0nqd EipI9uNwne4aghFFZm8RGTZgXq/F+oCMjD3uNDjI61cdHJIFyKNswZS7CQrX9W0hBL9e ncYtX7j2qXZvLgBHOLxrIk6u3Z1lCcUKjIuKoy6bzqabjM0hDon6blY6ba+Yb1ooL6x+ SCEjsfZRKXucBcWnW1SsdeYILzCk+TIAMVRylmeWuCWIrAHTmXCnrkVlx5GfYWdBEG5F Ykdw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1690591008; x=1691195808; h=content-transfer-encoding:cc:to:from:subject:message-id:references :mime-version:in-reply-to:date:reply-to:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=lnJjXAesqZCa/d3cAwxx/7WBSyt0lo9G6LRvakzkto4=; b=Yu8LeQ3/jFIJTBniQLnv4wUa+bLtMisd9qxULbYBo02TdIS8gRLzJLHXZletYpoUFj ngfpuFXPmaxg0ZvQbmRZELitrJV0yhyADtZZRdgpby8WqoekF4J1bkij09mf90wUQ8g4 rrAF+sKvTR37UOxQGwW0ntFapbDRyx0YxR1yeSWebuXCkoN4ODgwrRvE58J9+t+bE/Xx JDgrGuLTc13LIaTuZS7fPA63UgMA0993it0SKXBQKWfvQmJPFJeeqU+HCule3Ls9mxVv mMtvgOP7vz3rK9En/OMFz8BjQzTWFCVZnUuqjupWxQckucZJRBIyNHOrSXelgPtzTDnm VVRA== X-Gm-Message-State: ABy/qLZysjvEKlnvOUCwikxf2JXsNZdhsY3IL0Hhjxfqv0XDw+4DHgKA 4xgvsqfZawXXK9Ji9p3bhxuuwvF73As= X-Google-Smtp-Source: APBJJlFAx7cM9mJRAhoJzWwy39g4Sjs+107mmAbO5cwLAWMvlzZPNUnBMDTU+W65N0ydcBPy6HTiHL+Uhj4= X-Received: from zagreus.c.googlers.com ([fda3:e722:ac3:cc00:7f:e700:c0a8:5c37]) (user=seanjc job=sendgmr) by 2002:a05:6902:1582:b0:d0a:353b:b93b with SMTP id k2-20020a056902158200b00d0a353bb93bmr18365ybu.3.1690591008343; Fri, 28 Jul 2023 17:36:48 -0700 (PDT) Date: Fri, 28 Jul 2023 17:36:10 -0700 In-Reply-To: <20230729003643.1053367-1-seanjc@google.com> Mime-Version: 1.0 References: <20230729003643.1053367-1-seanjc@google.com> X-Mailer: git-send-email 2.41.0.487.g6d72f3e995-goog Message-ID: <20230729003643.1053367-2-seanjc@google.com> Subject: [PATCH v4 01/34] KVM: selftests: Rename the ASSERT_EQ macro From: Sean Christopherson To: Paolo Bonzini , Marc Zyngier , Oliver Upton , Christian Borntraeger , Janosch Frank , Claudio Imbrenda Cc: kvm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, kvmarm@lists.linux.dev, linux-kernel@vger.kernel.org, Sean Christopherson , Thomas Huth , "=?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?=" , Aaron Lewis X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230728_173653_879896_E1E2AF67 X-CRM114-Status: GOOD ( 19.72 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Reply-To: Sean Christopherson Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org RnJvbTogVGhvbWFzIEh1dGggPHRodXRoQHJlZGhhdC5jb20+CgpUaGVyZSBpcyBhbHJlYWR5IGFu IEFTU0VSVF9FUSBtYWNybyBpbiB0aGUgZmlsZQp0b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy9rc2Vs ZnRlc3RfaGFybmVzcy5oLCBzbyB3ZSBjdXJyZW50bHkKY2FuJ3QgaW5jbHVkZSB0ZXN0X3V0aWwu aCBmcm9tIHRoZSBLVk0gc2VsZnRlc3RzIHRvZ2V0aGVyIHdpdGgKdGhhdCBmaWxlLiBSZW5hbWUg dGhlIG1hY3JvIGluIHRoZSBLVk0gc2VsZnRlc3RzIHRvIFRFU1RfQVNTRVJUX0VRCnRvIGF2b2lk IHRoZSBwcm9ibGVtIC0gaXQgaXMgYWxzbyBtb3JlIHNpbWlsYXIgdG8gdGhlIG90aGVyIG1hY3Jv cwppbiB0ZXN0X3V0aWwuaCB0aGF0IHdheS4KClN1Z2dlc3RlZC1ieTogU2VhbiBDaHJpc3RvcGhl cnNvbiA8c2VhbmpjQGdvb2dsZS5jb20+ClNpZ25lZC1vZmYtYnk6IFRob21hcyBIdXRoIDx0aHV0 aEByZWRoYXQuY29tPgpSZXZpZXdlZC1ieTogUGhpbGlwcGUgTWF0aGlldS1EYXVkw6kgPHBoaWxt ZEBsaW5hcm8ub3JnPgpTaWduZWQtb2ZmLWJ5OiBTZWFuIENocmlzdG9waGVyc29uIDxzZWFuamNA Z29vZ2xlLmNvbT4KLS0tCiAuLi4vc2VsZnRlc3RzL2t2bS9hYXJjaDY0L2FhcmNoMzJfaWRfcmVn cy5jICAgfCAgOCArLS0KIC4uLi9zZWxmdGVzdHMva3ZtL2FhcmNoNjQvcGFnZV9mYXVsdF90ZXN0 LmMgICB8IDEwICstLQogLi4uL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2bS9pbmNsdWRlL3Rlc3RfdXRp bC5oIHwgIDQgKy0KIHRvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2bS9saWIva3ZtX3V0aWwuYyAg ICB8ICAyICstCiAuLi4vc2VsZnRlc3RzL2t2bS9tYXhfZ3Vlc3RfbWVtb3J5X3Rlc3QuYyAgICAg fCAgMiArLQogdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMva3ZtL3MzOTB4L2NtbWFfdGVzdC5jIHwg NjIgKysrKysrKysrLS0tLS0tLS0tLQogdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMva3ZtL3MzOTB4 L21lbW9wLmMgICAgIHwgIDYgKy0KIHRvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2bS9zMzkweC90 cHJvdC5jICAgICB8ICA0ICstCiAuLi4veDg2XzY0L2RpcnR5X2xvZ19wYWdlX3NwbGl0dGluZ190 ZXN0LmMgICAgfCAxOCArKystLS0KIC4uLi94ODZfNjQvZXhpdF9vbl9lbXVsYXRpb25fZmFpbHVy ZV90ZXN0LmMgICB8ICAyICstCiAuLi4va3ZtL3g4Nl82NC9uZXN0ZWRfZXhjZXB0aW9uc190ZXN0 LmMgICAgICAgfCAxMiArKy0tCiAuLi4va3ZtL3g4Nl82NC9yZWNhbGNfYXBpY19tYXBfdGVzdC5j ICAgICAgICAgfCAgNiArLQogLi4uL3NlbGZ0ZXN0cy9rdm0veDg2XzY0L3RzY19tc3JzX3Rlc3Qu YyAgICAgIHwgMzIgKysrKystLS0tLQogLi4uL3ZteF9leGNlcHRpb25fd2l0aF9pbnZhbGlkX2d1 ZXN0X3N0YXRlLmMgIHwgIDIgKy0KIC4uLi9zZWxmdGVzdHMva3ZtL3g4Nl82NC92bXhfcG11X2Nh cHNfdGVzdC5jICB8ICAzICstCiAuLi4vc2VsZnRlc3RzL2t2bS94ODZfNjQveGFwaWNfc3RhdGVf dGVzdC5jICAgfCAgOCArLS0KIC4uLi9zZWxmdGVzdHMva3ZtL3g4Nl82NC94ZW5fdm1jYWxsX3Rl c3QuYyAgICB8IDIwICsrKy0tLQogMTcgZmlsZXMgY2hhbmdlZCwgMTAxIGluc2VydGlvbnMoKyks IDEwMCBkZWxldGlvbnMoLSkKCmRpZmYgLS1naXQgYS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy9r dm0vYWFyY2g2NC9hYXJjaDMyX2lkX3JlZ3MuYyBiL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2 bS9hYXJjaDY0L2FhcmNoMzJfaWRfcmVncy5jCmluZGV4IDQ5NTFhYzUzZDFmOC4uYjkwNTgwODQw YjIyIDEwMDY0NAotLS0gYS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy9rdm0vYWFyY2g2NC9hYXJj aDMyX2lkX3JlZ3MuYworKysgYi90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy9rdm0vYWFyY2g2NC9h YXJjaDMyX2lkX3JlZ3MuYwpAQCAtOTgsNyArOTgsNyBAQCBzdGF0aWMgdm9pZCB0ZXN0X3VzZXJf cmF6X3dpKHN0cnVjdCBrdm1fdmNwdSAqdmNwdSkKIAkJdWludDY0X3QgdmFsOwogCiAJCXZjcHVf Z2V0X3JlZyh2Y3B1LCByZWdfaWQsICZ2YWwpOwotCQlBU1NFUlRfRVEodmFsLCAwKTsKKwkJVEVT VF9BU1NFUlRfRVEodmFsLCAwKTsKIAogCQkvKgogCQkgKiBFeHBlY3QgdGhlIGlvY3RsIHRvIHN1 Y2NlZWQgd2l0aCBubyBlZmZlY3Qgb24gdGhlIHJlZ2lzdGVyCkBAIC0xMDcsNyArMTA3LDcgQEAg c3RhdGljIHZvaWQgdGVzdF91c2VyX3Jhel93aShzdHJ1Y3Qga3ZtX3ZjcHUgKnZjcHUpCiAJCXZj cHVfc2V0X3JlZyh2Y3B1LCByZWdfaWQsIEJBRF9JRF9SRUdfVkFMKTsKIAogCQl2Y3B1X2dldF9y ZWcodmNwdSwgcmVnX2lkLCAmdmFsKTsKLQkJQVNTRVJUX0VRKHZhbCwgMCk7CisJCVRFU1RfQVNT RVJUX0VRKHZhbCwgMCk7CiAJfQogfQogCkBAIC0xMjcsMTQgKzEyNywxNCBAQCBzdGF0aWMgdm9p ZCB0ZXN0X3VzZXJfcmF6X2ludmFyaWFudChzdHJ1Y3Qga3ZtX3ZjcHUgKnZjcHUpCiAJCXVpbnQ2 NF90IHZhbDsKIAogCQl2Y3B1X2dldF9yZWcodmNwdSwgcmVnX2lkLCAmdmFsKTsKLQkJQVNTRVJU X0VRKHZhbCwgMCk7CisJCVRFU1RfQVNTRVJUX0VRKHZhbCwgMCk7CiAKIAkJciA9IF9fdmNwdV9z ZXRfcmVnKHZjcHUsIHJlZ19pZCwgQkFEX0lEX1JFR19WQUwpOwogCQlURVNUX0FTU0VSVChyIDwg MCAmJiBlcnJubyA9PSBFSU5WQUwsCiAJCQkgICAgInVuZXhwZWN0ZWQgS1ZNX1NFVF9PTkVfUkVH IGVycm9yOiByPSVkLCBlcnJubz0lZCIsIHIsIGVycm5vKTsKIAogCQl2Y3B1X2dldF9yZWcodmNw dSwgcmVnX2lkLCAmdmFsKTsKLQkJQVNTRVJUX0VRKHZhbCwgMCk7CisJCVRFU1RfQVNTRVJUX0VR KHZhbCwgMCk7CiAJfQogfQogCmRpZmYgLS1naXQgYS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy9r dm0vYWFyY2g2NC9wYWdlX2ZhdWx0X3Rlc3QuYyBiL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2 bS9hYXJjaDY0L3BhZ2VfZmF1bHRfdGVzdC5jCmluZGV4IGRmMTBmMWZmYTIwZC4uZTViYjg3Njdk MmNiIDEwMDY0NAotLS0gYS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy9rdm0vYWFyY2g2NC9wYWdl X2ZhdWx0X3Rlc3QuYworKysgYi90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy9rdm0vYWFyY2g2NC9w YWdlX2ZhdWx0X3Rlc3QuYwpAQCAtMzE4LDcgKzMxOCw3IEBAIHN0YXRpYyBpbnQgdWZmZF9nZW5l cmljX2hhbmRsZXIoaW50IHVmZmRfbW9kZSwgaW50IHVmZmQsIHN0cnVjdCB1ZmZkX21zZyAqbXNn LAogCiAJVEVTVF9BU1NFUlQodWZmZF9tb2RlID09IFVGRkRJT19SRUdJU1RFUl9NT0RFX01JU1NJ TkcsCiAJCSAgICAiVGhlIG9ubHkgZXhwZWN0ZWQgVUZGRCBtb2RlIGlzIE1JU1NJTkciKTsKLQlB U1NFUlRfRVEoYWRkciwgKHVpbnQ2NF90KWFyZ3MtPmh2YSk7CisJVEVTVF9BU1NFUlRfRVEoYWRk ciwgKHVpbnQ2NF90KWFyZ3MtPmh2YSk7CiAKIAlwcl9kZWJ1ZygidWZmZCBmYXVsdDogYWRkcj0l cCB3cml0ZT0lZFxuIiwKIAkJICh2b2lkICopYWRkciwgISEoZmxhZ3MgJiBVRkZEX1BBR0VGQVVM VF9GTEFHX1dSSVRFKSk7CkBAIC00MzIsNyArNDMyLDcgQEAgc3RhdGljIHZvaWQgbW1pb19vbl90 ZXN0X2dwYV9oYW5kbGVyKHN0cnVjdCBrdm1fdm0gKnZtLCBzdHJ1Y3Qga3ZtX3J1biAqcnVuKQog CXJlZ2lvbiA9IHZtX2dldF9tZW1fcmVnaW9uKHZtLCBNRU1fUkVHSU9OX1RFU1RfREFUQSk7CiAJ aHZhID0gKHZvaWQgKilyZWdpb24tPnJlZ2lvbi51c2Vyc3BhY2VfYWRkcjsKIAotCUFTU0VSVF9F UShydW4tPm1taW8ucGh5c19hZGRyLCByZWdpb24tPnJlZ2lvbi5ndWVzdF9waHlzX2FkZHIpOwor CVRFU1RfQVNTRVJUX0VRKHJ1bi0+bW1pby5waHlzX2FkZHIsIHJlZ2lvbi0+cmVnaW9uLmd1ZXN0 X3BoeXNfYWRkcik7CiAKIAltZW1jcHkoaHZhLCBydW4tPm1taW8uZGF0YSwgcnVuLT5tbWlvLmxl bik7CiAJZXZlbnRzLm1taW9fZXhpdHMgKz0gMTsKQEAgLTYzMSw5ICs2MzEsOSBAQCBzdGF0aWMg dm9pZCBzZXR1cF9kZWZhdWx0X2hhbmRsZXJzKHN0cnVjdCB0ZXN0X2Rlc2MgKnRlc3QpCiAKIHN0 YXRpYyB2b2lkIGNoZWNrX2V2ZW50X2NvdW50cyhzdHJ1Y3QgdGVzdF9kZXNjICp0ZXN0KQogewot CUFTU0VSVF9FUSh0ZXN0LT5leHBlY3RlZF9ldmVudHMudWZmZF9mYXVsdHMsIGV2ZW50cy51ZmZk X2ZhdWx0cyk7Ci0JQVNTRVJUX0VRKHRlc3QtPmV4cGVjdGVkX2V2ZW50cy5tbWlvX2V4aXRzLCBl dmVudHMubW1pb19leGl0cyk7Ci0JQVNTRVJUX0VRKHRlc3QtPmV4cGVjdGVkX2V2ZW50cy5mYWls X3ZjcHVfcnVucywgZXZlbnRzLmZhaWxfdmNwdV9ydW5zKTsKKwlURVNUX0FTU0VSVF9FUSh0ZXN0 LT5leHBlY3RlZF9ldmVudHMudWZmZF9mYXVsdHMsIGV2ZW50cy51ZmZkX2ZhdWx0cyk7CisJVEVT VF9BU1NFUlRfRVEodGVzdC0+ZXhwZWN0ZWRfZXZlbnRzLm1taW9fZXhpdHMsIGV2ZW50cy5tbWlv X2V4aXRzKTsKKwlURVNUX0FTU0VSVF9FUSh0ZXN0LT5leHBlY3RlZF9ldmVudHMuZmFpbF92Y3B1 X3J1bnMsIGV2ZW50cy5mYWlsX3ZjcHVfcnVucyk7CiB9CiAKIHN0YXRpYyB2b2lkIHByaW50X3Rl c3RfYmFubmVyKGVudW0gdm1fZ3Vlc3RfbW9kZSBtb2RlLCBzdHJ1Y3QgdGVzdF9wYXJhbXMgKnAp CmRpZmYgLS1naXQgYS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy9rdm0vaW5jbHVkZS90ZXN0X3V0 aWwuaCBiL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2bS9pbmNsdWRlL3Rlc3RfdXRpbC5oCmlu ZGV4IGE2ZTlmMjE1Y2U3MC4uZTczNGU1MmQ4YTNhIDEwMDY0NAotLS0gYS90b29scy90ZXN0aW5n L3NlbGZ0ZXN0cy9rdm0vaW5jbHVkZS90ZXN0X3V0aWwuaAorKysgYi90b29scy90ZXN0aW5nL3Nl bGZ0ZXN0cy9rdm0vaW5jbHVkZS90ZXN0X3V0aWwuaApAQCAtNTMsMTEgKzUzLDExIEBAIHZvaWQg dGVzdF9hc3NlcnQoYm9vbCBleHAsIGNvbnN0IGNoYXIgKmV4cF9zdHIsCiAjZGVmaW5lIFRFU1Rf QVNTRVJUKGUsIGZtdCwgLi4uKSBcCiAJdGVzdF9hc3NlcnQoKGUpLCAjZSwgX19GSUxFX18sIF9f TElORV9fLCBmbXQsICMjX19WQV9BUkdTX18pCiAKLSNkZWZpbmUgQVNTRVJUX0VRKGEsIGIpIGRv IHsgXAorI2RlZmluZSBURVNUX0FTU0VSVF9FUShhLCBiKSBkbyB7IFwKIAl0eXBlb2YoYSkgX19h ID0gKGEpOyBcCiAJdHlwZW9mKGIpIF9fYiA9IChiKTsgXAogCVRFU1RfQVNTRVJUKF9fYSA9PSBf X2IsIFwKLQkJICAgICJBU1NFUlRfRVEoJXMsICVzKSBmYWlsZWQuXG4iIFwKKwkJICAgICJURVNU X0FTU0VSVF9FUSglcywgJXMpIGZhaWxlZC5cbiIgXAogCQkgICAgIlx0JXMgaXMgJSNseFxuIiBc CiAJCSAgICAiXHQlcyBpcyAlI2x4IiwgXAogCQkgICAgI2EsICNiLCAjYSwgKHVuc2lnbmVkIGxv bmcpIF9fYSwgI2IsICh1bnNpZ25lZCBsb25nKSBfX2IpOyBcCmRpZmYgLS1naXQgYS90b29scy90 ZXN0aW5nL3NlbGZ0ZXN0cy9rdm0vbGliL2t2bV91dGlsLmMgYi90b29scy90ZXN0aW5nL3NlbGZ0 ZXN0cy9rdm0vbGliL2t2bV91dGlsLmMKaW5kZXggOTc0MWE3ZmY2MzgwLi4zMTcwZDdhNDUyMGIg MTAwNjQ0Ci0tLSBhL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2bS9saWIva3ZtX3V0aWwuYwor KysgYi90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy9rdm0vbGliL2t2bV91dGlsLmMKQEAgLTk5NCw3 ICs5OTQsNyBAQCB2b2lkIHZtX3VzZXJzcGFjZV9tZW1fcmVnaW9uX2FkZChzdHJ1Y3Qga3ZtX3Zt ICp2bSwKIAlpZiAoc3JjX3R5cGUgPT0gVk1fTUVNX1NSQ19BTk9OWU1PVVNfVEhQKQogCQlhbGln bm1lbnQgPSBtYXgoYmFja2luZ19zcmNfcGFnZXN6LCBhbGlnbm1lbnQpOwogCi0JQVNTRVJUX0VR KGd1ZXN0X3BhZGRyLCBhbGlnbl91cChndWVzdF9wYWRkciwgYmFja2luZ19zcmNfcGFnZXN6KSk7 CisJVEVTVF9BU1NFUlRfRVEoZ3Vlc3RfcGFkZHIsIGFsaWduX3VwKGd1ZXN0X3BhZGRyLCBiYWNr aW5nX3NyY19wYWdlc3opKTsKIAogCS8qIEFkZCBlbm91Z2ggbWVtb3J5IHRvIGFsaWduIHVwIGlm IG5lY2Vzc2FyeSAqLwogCWlmIChhbGlnbm1lbnQgPiAxKQpkaWZmIC0tZ2l0IGEvdG9vbHMvdGVz dGluZy9zZWxmdGVzdHMva3ZtL21heF9ndWVzdF9tZW1vcnlfdGVzdC5jIGIvdG9vbHMvdGVzdGlu Zy9zZWxmdGVzdHMva3ZtL21heF9ndWVzdF9tZW1vcnlfdGVzdC5jCmluZGV4IGZlYWYyYmUyMGZm Mi4uNjYyOGRjNGRkYTg5IDEwMDY0NAotLS0gYS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy9rdm0v bWF4X2d1ZXN0X21lbW9yeV90ZXN0LmMKKysrIGIvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMva3Zt L21heF9ndWVzdF9tZW1vcnlfdGVzdC5jCkBAIC01NSw3ICs1NSw3IEBAIHN0YXRpYyB2b2lkIHJl bmRlenZvdXNfd2l0aF9ib3NzKHZvaWQpCiBzdGF0aWMgdm9pZCBydW5fdmNwdShzdHJ1Y3Qga3Zt X3ZjcHUgKnZjcHUpCiB7CiAJdmNwdV9ydW4odmNwdSk7Ci0JQVNTRVJUX0VRKGdldF91Y2FsbCh2 Y3B1LCBOVUxMKSwgVUNBTExfRE9ORSk7CisJVEVTVF9BU1NFUlRfRVEoZ2V0X3VjYWxsKHZjcHUs IE5VTEwpLCBVQ0FMTF9ET05FKTsKIH0KIAogc3RhdGljIHZvaWQgKnZjcHVfd29ya2VyKHZvaWQg KmRhdGEpCmRpZmYgLS1naXQgYS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy9rdm0vczM5MHgvY21t YV90ZXN0LmMgYi90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy9rdm0vczM5MHgvY21tYV90ZXN0LmMK aW5kZXggMWQ3M2U3OGU4ZmE3Li5jOGUwYTY0OTVhNjMgMTAwNjQ0Ci0tLSBhL3Rvb2xzL3Rlc3Rp bmcvc2VsZnRlc3RzL2t2bS9zMzkweC9jbW1hX3Rlc3QuYworKysgYi90b29scy90ZXN0aW5nL3Nl bGZ0ZXN0cy9rdm0vczM5MHgvY21tYV90ZXN0LmMKQEAgLTIzNyw4ICsyMzcsOCBAQCBzdGF0aWMg dm9pZCB0ZXN0X2dldF9jbW1hX2Jhc2ljKHZvaWQpCiAKIAkvKiBHRVRfQ01NQV9CSVRTIHdpdGhv dXQgQ01NQSBlbmFibGVkIHNob3VsZCBmYWlsICovCiAJcmMgPSB2bV9nZXRfY21tYV9iaXRzKHZt LCAwLCAmZXJybm9fb3V0KTsKLQlBU1NFUlRfRVEocmMsIC0xKTsKLQlBU1NFUlRfRVEoZXJybm9f b3V0LCBFTlhJTyk7CisJVEVTVF9BU1NFUlRfRVEocmMsIC0xKTsKKwlURVNUX0FTU0VSVF9FUShl cnJub19vdXQsIEVOWElPKTsKIAogCWVuYWJsZV9jbW1hKHZtKTsKIAl2Y3B1ID0gdm1fdmNwdV9h ZGQodm0sIDEsIGd1ZXN0X2RvX29uZV9lc3NhKTsKQEAgLTI0NywzMSArMjQ3LDMxIEBAIHN0YXRp YyB2b2lkIHRlc3RfZ2V0X2NtbWFfYmFzaWModm9pZCkKIAogCS8qIEdFVF9DTU1BX0JJVFMgd2l0 aG91dCBtaWdyYXRpb24gbW9kZSBhbmQgd2l0aG91dCBwZWVraW5nIHNob3VsZCBmYWlsICovCiAJ cmMgPSB2bV9nZXRfY21tYV9iaXRzKHZtLCAwLCAmZXJybm9fb3V0KTsKLQlBU1NFUlRfRVEocmMs IC0xKTsKLQlBU1NFUlRfRVEoZXJybm9fb3V0LCBFSU5WQUwpOworCVRFU1RfQVNTRVJUX0VRKHJj LCAtMSk7CisJVEVTVF9BU1NFUlRfRVEoZXJybm9fb3V0LCBFSU5WQUwpOwogCiAJLyogR0VUX0NN TUFfQklUUyB3aXRob3V0IG1pZ3JhdGlvbiBtb2RlIGFuZCB3aXRoIHBlZWtpbmcgc2hvdWxkIHdv cmsgKi8KIAlyYyA9IHZtX2dldF9jbW1hX2JpdHModm0sIEtWTV9TMzkwX0NNTUFfUEVFSywgJmVy cm5vX291dCk7Ci0JQVNTRVJUX0VRKHJjLCAwKTsKLQlBU1NFUlRfRVEoZXJybm9fb3V0LCAwKTsK KwlURVNUX0FTU0VSVF9FUShyYywgMCk7CisJVEVTVF9BU1NFUlRfRVEoZXJybm9fb3V0LCAwKTsK IAogCWVuYWJsZV9kaXJ0eV90cmFja2luZyh2bSk7CiAJZW5hYmxlX21pZ3JhdGlvbl9tb2RlKHZt KTsKIAogCS8qIEdFVF9DTU1BX0JJVFMgd2l0aCBpbnZhbGlkIGZsYWdzICovCiAJcmMgPSB2bV9n ZXRfY21tYV9iaXRzKHZtLCAweGZlZWRjMGZlLCAmZXJybm9fb3V0KTsKLQlBU1NFUlRfRVEocmMs IC0xKTsKLQlBU1NFUlRfRVEoZXJybm9fb3V0LCBFSU5WQUwpOworCVRFU1RfQVNTRVJUX0VRKHJj LCAtMSk7CisJVEVTVF9BU1NFUlRfRVEoZXJybm9fb3V0LCBFSU5WQUwpOwogCiAJa3ZtX3ZtX2Zy ZWUodm0pOwogfQogCiBzdGF0aWMgdm9pZCBhc3NlcnRfZXhpdF93YXNfaHlwZXJjYWxsKHN0cnVj dCBrdm1fdmNwdSAqdmNwdSkKIHsKLQlBU1NFUlRfRVEodmNwdS0+cnVuLT5leGl0X3JlYXNvbiwg MTMpOwotCUFTU0VSVF9FUSh2Y3B1LT5ydW4tPnMzOTBfc2llaWMuaWNwdGNvZGUsIDQpOwotCUFT U0VSVF9FUSh2Y3B1LT5ydW4tPnMzOTBfc2llaWMuaXBhLCAweDgzMDApOwotCUFTU0VSVF9FUSh2 Y3B1LT5ydW4tPnMzOTBfc2llaWMuaXBiLCAweDUwMTAwMDApOworCVRFU1RfQVNTRVJUX0VRKHZj cHUtPnJ1bi0+ZXhpdF9yZWFzb24sIDEzKTsKKwlURVNUX0FTU0VSVF9FUSh2Y3B1LT5ydW4tPnMz OTBfc2llaWMuaWNwdGNvZGUsIDQpOworCVRFU1RfQVNTRVJUX0VRKHZjcHUtPnJ1bi0+czM5MF9z aWVpYy5pcGEsIDB4ODMwMCk7CisJVEVTVF9BU1NFUlRfRVEodmNwdS0+cnVuLT5zMzkwX3NpZWlj LmlwYiwgMHg1MDEwMDAwKTsKIH0KIAogc3RhdGljIHZvaWQgdGVzdF9taWdyYXRpb25fbW9kZSh2 b2lkKQpAQCAtMjgzLDggKzI4Myw4IEBAIHN0YXRpYyB2b2lkIHRlc3RfbWlncmF0aW9uX21vZGUo dm9pZCkKIAogCS8qIGVuYWJsaW5nIG1pZ3JhdGlvbiBtb2RlIG9uIGEgVk0gd2l0aG91dCBtZW1v cnkgc2hvdWxkIGZhaWwgKi8KIAlyYyA9IF9fZW5hYmxlX21pZ3JhdGlvbl9tb2RlKHZtKTsKLQlB U1NFUlRfRVEocmMsIC0xKTsKLQlBU1NFUlRfRVEoZXJybm8sIEVJTlZBTCk7CisJVEVTVF9BU1NF UlRfRVEocmMsIC0xKTsKKwlURVNUX0FTU0VSVF9FUShlcnJubywgRUlOVkFMKTsKIAlURVNUX0FT U0VSVCghaXNfbWlncmF0aW9uX21vZGVfb24odm0pLCAibWlncmF0aW9uIG1vZGUgc2hvdWxkIHN0 aWxsIGJlIG9mZiIpOwogCWVycm5vID0gMDsKIApAQCAtMzA0LDggKzMwNCw4IEBAIHN0YXRpYyB2 b2lkIHRlc3RfbWlncmF0aW9uX21vZGUodm9pZCkKIAogCS8qIG1pZ3JhdGlvbiBtb2RlIHdoZW4g bWVtc2xvdHMgaGF2ZSBkaXJ0eSB0cmFja2luZyBvZmYgc2hvdWxkIGZhaWwgKi8KIAlyYyA9IF9f ZW5hYmxlX21pZ3JhdGlvbl9tb2RlKHZtKTsKLQlBU1NFUlRfRVEocmMsIC0xKTsKLQlBU1NFUlRf RVEoZXJybm8sIEVJTlZBTCk7CisJVEVTVF9BU1NFUlRfRVEocmMsIC0xKTsKKwlURVNUX0FTU0VS VF9FUShlcnJubywgRUlOVkFMKTsKIAlURVNUX0FTU0VSVCghaXNfbWlncmF0aW9uX21vZGVfb24o dm0pLCAibWlncmF0aW9uIG1vZGUgc2hvdWxkIHN0aWxsIGJlIG9mZiIpOwogCWVycm5vID0gMDsK IApAQCAtMzE0LDcgKzMxNCw3IEBAIHN0YXRpYyB2b2lkIHRlc3RfbWlncmF0aW9uX21vZGUodm9p ZCkKIAogCS8qIGVuYWJsaW5nIG1pZ3JhdGlvbiBtb2RlIHNob3VsZCB3b3JrIG5vdyAqLwogCXJj ID0gX19lbmFibGVfbWlncmF0aW9uX21vZGUodm0pOwotCUFTU0VSVF9FUShyYywgMCk7CisJVEVT VF9BU1NFUlRfRVEocmMsIDApOwogCVRFU1RfQVNTRVJUKGlzX21pZ3JhdGlvbl9tb2RlX29uKHZt KSwgIm1pZ3JhdGlvbiBtb2RlIHNob3VsZCBiZSBvbiIpOwogCWVycm5vID0gMDsKIApAQCAtMzUw LDcgKzM1MCw3IEBAIHN0YXRpYyB2b2lkIHRlc3RfbWlncmF0aW9uX21vZGUodm9pZCkKIAkgKi8K IAl2bV9tZW1fcmVnaW9uX3NldF9mbGFncyh2bSwgVEVTVF9EQVRBX1RXT19NRU1TTE9ULCBLVk1f TUVNX0xPR19ESVJUWV9QQUdFUyk7CiAJcmMgPSBfX2VuYWJsZV9taWdyYXRpb25fbW9kZSh2bSk7 Ci0JQVNTRVJUX0VRKHJjLCAwKTsKKwlURVNUX0FTU0VSVF9FUShyYywgMCk7CiAJVEVTVF9BU1NF UlQoaXNfbWlncmF0aW9uX21vZGVfb24odm0pLCAibWlncmF0aW9uIG1vZGUgc2hvdWxkIGJlIG9u Iik7CiAJZXJybm8gPSAwOwogCkBAIC0zOTQsOSArMzk0LDkgQEAgc3RhdGljIHZvaWQgYXNzZXJ0 X2FsbF9zbG90c19jbW1hX2RpcnR5KHN0cnVjdCBrdm1fdm0gKnZtKQogCX07CiAJbWVtc2V0KGNt bWFfdmFsdWVfYnVmLCAweGZmLCBzaXplb2YoY21tYV92YWx1ZV9idWYpKTsKIAl2bV9pb2N0bCh2 bSwgS1ZNX1MzOTBfR0VUX0NNTUFfQklUUywgJmFyZ3MpOwotCUFTU0VSVF9FUShhcmdzLmNvdW50 LCBNQUlOX1BBR0VfQ09VTlQpOwotCUFTU0VSVF9FUShhcmdzLnJlbWFpbmluZywgVEVTVF9EQVRB X1BBR0VfQ09VTlQpOwotCUFTU0VSVF9FUShhcmdzLnN0YXJ0X2dmbiwgMCk7CisJVEVTVF9BU1NF UlRfRVEoYXJncy5jb3VudCwgTUFJTl9QQUdFX0NPVU5UKTsKKwlURVNUX0FTU0VSVF9FUShhcmdz LnJlbWFpbmluZywgVEVTVF9EQVRBX1BBR0VfQ09VTlQpOworCVRFU1RfQVNTRVJUX0VRKGFyZ3Mu c3RhcnRfZ2ZuLCAwKTsKIAogCS8qIC4uLmFuZCB0aGVuIC0gYWZ0ZXIgYSBob2xlIC0gdGhlIFRF U1RfREFUQSBtZW1zbG90IHNob3VsZCBmb2xsb3cgKi8KIAlhcmdzID0gKHN0cnVjdCBrdm1fczM5 MF9jbW1hX2xvZyl7CkBAIC00MDcsOSArNDA3LDkgQEAgc3RhdGljIHZvaWQgYXNzZXJ0X2FsbF9z bG90c19jbW1hX2RpcnR5KHN0cnVjdCBrdm1fdm0gKnZtKQogCX07CiAJbWVtc2V0KGNtbWFfdmFs dWVfYnVmLCAweGZmLCBzaXplb2YoY21tYV92YWx1ZV9idWYpKTsKIAl2bV9pb2N0bCh2bSwgS1ZN X1MzOTBfR0VUX0NNTUFfQklUUywgJmFyZ3MpOwotCUFTU0VSVF9FUShhcmdzLmNvdW50LCBURVNU X0RBVEFfUEFHRV9DT1VOVCk7Ci0JQVNTRVJUX0VRKGFyZ3Muc3RhcnRfZ2ZuLCBURVNUX0RBVEFf U1RBUlRfR0ZOKTsKLQlBU1NFUlRfRVEoYXJncy5yZW1haW5pbmcsIDApOworCVRFU1RfQVNTRVJU X0VRKGFyZ3MuY291bnQsIFRFU1RfREFUQV9QQUdFX0NPVU5UKTsKKwlURVNUX0FTU0VSVF9FUShh cmdzLnN0YXJ0X2dmbiwgVEVTVF9EQVRBX1NUQVJUX0dGTik7CisJVEVTVF9BU1NFUlRfRVEoYXJn cy5yZW1haW5pbmcsIDApOwogCiAJLyogLi4uYW5kIG5vdGhpbmcgZWxzZSBzaG91bGQgYmUgdGhl cmUgKi8KIAlhcmdzID0gKHN0cnVjdCBrdm1fczM5MF9jbW1hX2xvZyl7CkBAIC00MjAsOSArNDIw LDkgQEAgc3RhdGljIHZvaWQgYXNzZXJ0X2FsbF9zbG90c19jbW1hX2RpcnR5KHN0cnVjdCBrdm1f dm0gKnZtKQogCX07CiAJbWVtc2V0KGNtbWFfdmFsdWVfYnVmLCAweGZmLCBzaXplb2YoY21tYV92 YWx1ZV9idWYpKTsKIAl2bV9pb2N0bCh2bSwgS1ZNX1MzOTBfR0VUX0NNTUFfQklUUywgJmFyZ3Mp OwotCUFTU0VSVF9FUShhcmdzLmNvdW50LCAwKTsKLQlBU1NFUlRfRVEoYXJncy5zdGFydF9nZm4s IDApOwotCUFTU0VSVF9FUShhcmdzLnJlbWFpbmluZywgMCk7CisJVEVTVF9BU1NFUlRfRVEoYXJn cy5jb3VudCwgMCk7CisJVEVTVF9BU1NFUlRfRVEoYXJncy5zdGFydF9nZm4sIDApOworCVRFU1Rf QVNTRVJUX0VRKGFyZ3MucmVtYWluaW5nLCAwKTsKIH0KIAogLyoqCkBAIC00OTgsMTEgKzQ5OCwx MSBAQCBzdGF0aWMgdm9pZCBhc3NlcnRfY21tYV9kaXJ0eSh1NjQgZmlyc3RfZGlydHlfZ2ZuLAog CQkJICAgICAgdTY0IGRpcnR5X2dmbl9jb3VudCwKIAkJCSAgICAgIGNvbnN0IHN0cnVjdCBrdm1f czM5MF9jbW1hX2xvZyAqcmVzKQogewotCUFTU0VSVF9FUShyZXMtPnN0YXJ0X2dmbiwgZmlyc3Rf ZGlydHlfZ2ZuKTsKLQlBU1NFUlRfRVEocmVzLT5jb3VudCwgZGlydHlfZ2ZuX2NvdW50KTsKKwlU RVNUX0FTU0VSVF9FUShyZXMtPnN0YXJ0X2dmbiwgZmlyc3RfZGlydHlfZ2ZuKTsKKwlURVNUX0FT U0VSVF9FUShyZXMtPmNvdW50LCBkaXJ0eV9nZm5fY291bnQpOwogCWZvciAoc2l6ZV90IGkgPSAw OyBpIDwgZGlydHlfZ2ZuX2NvdW50OyBpKyspCi0JCUFTU0VSVF9FUShjbW1hX3ZhbHVlX2J1Zlsw XSwgMHgwKTsgLyogc3RhYmxlIHN0YXRlICovCi0JQVNTRVJUX0VRKGNtbWFfdmFsdWVfYnVmW2Rp cnR5X2dmbl9jb3VudF0sIDB4ZmYpOyAvKiBub3QgdG91Y2hlZCAqLworCQlURVNUX0FTU0VSVF9F UShjbW1hX3ZhbHVlX2J1ZlswXSwgMHgwKTsgLyogc3RhYmxlIHN0YXRlICovCisJVEVTVF9BU1NF UlRfRVEoY21tYV92YWx1ZV9idWZbZGlydHlfZ2ZuX2NvdW50XSwgMHhmZik7IC8qIG5vdCB0b3Vj aGVkICovCiB9CiAKIHN0YXRpYyB2b2lkIHRlc3RfZ2V0X3NraXBfaG9sZXModm9pZCkKZGlmZiAt LWdpdCBhL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2bS9zMzkweC9tZW1vcC5jIGIvdG9vbHMv dGVzdGluZy9zZWxmdGVzdHMva3ZtL3MzOTB4L21lbW9wLmMKaW5kZXggOGU0Yjk0ZDdiOGRkLi5k ZTczZGMwMzA5MDUgMTAwNjQ0Ci0tLSBhL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2bS9zMzkw eC9tZW1vcC5jCisrKyBiL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2bS9zMzkweC9tZW1vcC5j CkBAIC0yODEsOCArMjgxLDggQEAgZW51bSBzdGFnZSB7CiAJaWYgKHVjLmNtZCA9PSBVQ0FMTF9B Qk9SVCkgewkJCQkJXAogCQlSRVBPUlRfR1VFU1RfQVNTRVJUXzIodWMsICJoaW50czogJWx1LCAl bHUiKTsJCVwKIAl9CQkJCQkJCQlcCi0JQVNTRVJUX0VRKHVjLmNtZCwgVUNBTExfU1lOQyk7CQkJ CQlcCi0JQVNTRVJUX0VRKHVjLmFyZ3NbMV0sIF9fc3RhZ2UpOwkJCQkJXAorCVRFU1RfQVNTRVJU X0VRKHVjLmNtZCwgVUNBTExfU1lOQyk7CQkJCVwKKwlURVNUX0FTU0VSVF9FUSh1Yy5hcmdzWzFd LCBfX3N0YWdlKTsJCQkJXAogfSkJCQkJCQkJCQlcCiAKIHN0YXRpYyB2b2lkIHByZXBhcmVfbWVt MTIodm9pZCkKQEAgLTgwOCw3ICs4MDgsNyBAQCBzdGF0aWMgdm9pZCB0ZXN0X3Rlcm1pbmF0aW9u KHZvaWQpCiAJSE9TVF9TWU5DKHQudmNwdSwgU1RBR0VfSURMRUQpOwogCU1PUCh0LnZtLCBBQlNP TFVURSwgUkVBRCwgJnRlaWQsIHNpemVvZih0ZWlkKSwgR0FERFIocHJlZml4ICsgMTY4KSk7CiAJ LyogQml0cyA1NiwgNjAsIDYxIGZvcm0gYSBjb2RlLCAwIGJlaW5nIHRoZSBvbmx5IG9uZSBhbGxv d2luZyBmb3IgdGVybWluYXRpb24gKi8KLQlBU1NFUlRfRVEodGVpZCAmIHRlaWRfbWFzaywgMCk7 CisJVEVTVF9BU1NFUlRfRVEodGVpZCAmIHRlaWRfbWFzaywgMCk7CiAKIAlrdm1fdm1fZnJlZSh0 Lmt2bV92bSk7CiB9CmRpZmYgLS1naXQgYS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy9rdm0vczM5 MHgvdHByb3QuYyBiL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2bS9zMzkweC90cHJvdC5jCmlu ZGV4IGE5YTBiNzZlNWZhNC4uNDBkM2VhMTZjMDUyIDEwMDY0NAotLS0gYS90b29scy90ZXN0aW5n L3NlbGZ0ZXN0cy9rdm0vczM5MHgvdHByb3QuYworKysgYi90b29scy90ZXN0aW5nL3NlbGZ0ZXN0 cy9rdm0vczM5MHgvdHByb3QuYwpAQCAtMTkxLDggKzE5MSw4IEBAIHN0YXRpYyB2b2lkIGd1ZXN0 X2NvZGUodm9pZCkKIAlnZXRfdWNhbGwoX192Y3B1LCAmdWMpOwkJCQkJXAogCWlmICh1Yy5jbWQg PT0gVUNBTExfQUJPUlQpCQkJCVwKIAkJUkVQT1JUX0dVRVNUX0FTU0VSVF8yKHVjLCAiaGludHM6 ICVsdSwgJWx1Iik7CVwKLQlBU1NFUlRfRVEodWMuY21kLCBVQ0FMTF9TWU5DKTsJCQkJXAotCUFT U0VSVF9FUSh1Yy5hcmdzWzFdLCBfX3N0YWdlKTsJCQkJXAorCVRFU1RfQVNTRVJUX0VRKHVjLmNt ZCwgVUNBTExfU1lOQyk7CQkJXAorCVRFU1RfQVNTRVJUX0VRKHVjLmFyZ3NbMV0sIF9fc3RhZ2Up OwkJCVwKIH0pCiAKICNkZWZpbmUgSE9TVF9TWU5DKHZjcHUsIHN0YWdlKQkJCVwKZGlmZiAtLWdp dCBhL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2bS94ODZfNjQvZGlydHlfbG9nX3BhZ2Vfc3Bs aXR0aW5nX3Rlc3QuYyBiL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2bS94ODZfNjQvZGlydHlf bG9nX3BhZ2Vfc3BsaXR0aW5nX3Rlc3QuYwppbmRleCBiZWI3ZTJjMTAyMTEuLjYzNGM2YmZjZDU3 MiAxMDA2NDQKLS0tIGEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMva3ZtL3g4Nl82NC9kaXJ0eV9s b2dfcGFnZV9zcGxpdHRpbmdfdGVzdC5jCisrKyBiL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2 bS94ODZfNjQvZGlydHlfbG9nX3BhZ2Vfc3BsaXR0aW5nX3Rlc3QuYwpAQCAtNzIsNyArNzIsNyBA QCBzdGF0aWMgdm9pZCB2Y3B1X3dvcmtlcihzdHJ1Y3QgbWVtc3RyZXNzX3ZjcHVfYXJncyAqdmNw dV9hcmdzKQogCiAJCXZjcHVfcnVuKHZjcHUpOwogCi0JCUFTU0VSVF9FUShnZXRfdWNhbGwodmNw dSwgTlVMTCksIFVDQUxMX1NZTkMpOworCQlURVNUX0FTU0VSVF9FUShnZXRfdWNhbGwodmNwdSwg TlVMTCksIFVDQUxMX1NZTkMpOwogCiAJCXZjcHVfbGFzdF9jb21wbGV0ZWRfaXRlcmF0aW9uW3Zj cHVfaWR4XSA9IGN1cnJlbnRfaXRlcmF0aW9uOwogCkBAIC0xNzksMTIgKzE3OSwxMiBAQCBzdGF0 aWMgdm9pZCBydW5fdGVzdChlbnVtIHZtX2d1ZXN0X21vZGUgbW9kZSwgdm9pZCAqdW51c2VkKQog CSAqIHdpdGggdGhhdCBjYXBhYmlsaXR5LgogCSAqLwogCWlmIChkaXJ0eV9sb2dfbWFudWFsX2Nh cHMpIHsKLQkJQVNTRVJUX0VRKHN0YXRzX2NsZWFyX3Bhc3NbMF0uaHVnZXBhZ2VzLCAwKTsKLQkJ QVNTRVJUX0VRKHN0YXRzX2NsZWFyX3Bhc3NbMF0ucGFnZXNfNGssIHRvdGFsXzRrX3BhZ2VzKTsK LQkJQVNTRVJUX0VRKHN0YXRzX2RpcnR5X2xvZ2dpbmdfZW5hYmxlZC5odWdlcGFnZXMsIHN0YXRz X3BvcHVsYXRlZC5odWdlcGFnZXMpOworCQlURVNUX0FTU0VSVF9FUShzdGF0c19jbGVhcl9wYXNz WzBdLmh1Z2VwYWdlcywgMCk7CisJCVRFU1RfQVNTRVJUX0VRKHN0YXRzX2NsZWFyX3Bhc3NbMF0u cGFnZXNfNGssIHRvdGFsXzRrX3BhZ2VzKTsKKwkJVEVTVF9BU1NFUlRfRVEoc3RhdHNfZGlydHlf bG9nZ2luZ19lbmFibGVkLmh1Z2VwYWdlcywgc3RhdHNfcG9wdWxhdGVkLmh1Z2VwYWdlcyk7CiAJ fSBlbHNlIHsKLQkJQVNTRVJUX0VRKHN0YXRzX2RpcnR5X2xvZ2dpbmdfZW5hYmxlZC5odWdlcGFn ZXMsIDApOwotCQlBU1NFUlRfRVEoc3RhdHNfZGlydHlfbG9nZ2luZ19lbmFibGVkLnBhZ2VzXzRr LCB0b3RhbF80a19wYWdlcyk7CisJCVRFU1RfQVNTRVJUX0VRKHN0YXRzX2RpcnR5X2xvZ2dpbmdf ZW5hYmxlZC5odWdlcGFnZXMsIDApOworCQlURVNUX0FTU0VSVF9FUShzdGF0c19kaXJ0eV9sb2dn aW5nX2VuYWJsZWQucGFnZXNfNGssIHRvdGFsXzRrX3BhZ2VzKTsKIAl9CiAKIAkvKgpAQCAtMTky LDkgKzE5Miw5IEBAIHN0YXRpYyB2b2lkIHJ1bl90ZXN0KGVudW0gdm1fZ3Vlc3RfbW9kZSBtb2Rl LCB2b2lkICp1bnVzZWQpCiAJICogbWVtb3J5IGFnYWluLCB0aGUgcGFnZSBjb3VudHMgc2hvdWxk IGJlIHRoZSBzYW1lIGFzIHRoZXkgd2VyZQogCSAqIHJpZ2h0IGFmdGVyIGluaXRpYWwgcG9wdWxh dGlvbiBvZiBtZW1vcnkuCiAJICovCi0JQVNTRVJUX0VRKHN0YXRzX3BvcHVsYXRlZC5wYWdlc180 aywgc3RhdHNfcmVwb3B1bGF0ZWQucGFnZXNfNGspOwotCUFTU0VSVF9FUShzdGF0c19wb3B1bGF0 ZWQucGFnZXNfMm0sIHN0YXRzX3JlcG9wdWxhdGVkLnBhZ2VzXzJtKTsKLQlBU1NFUlRfRVEoc3Rh dHNfcG9wdWxhdGVkLnBhZ2VzXzFnLCBzdGF0c19yZXBvcHVsYXRlZC5wYWdlc18xZyk7CisJVEVT VF9BU1NFUlRfRVEoc3RhdHNfcG9wdWxhdGVkLnBhZ2VzXzRrLCBzdGF0c19yZXBvcHVsYXRlZC5w YWdlc180ayk7CisJVEVTVF9BU1NFUlRfRVEoc3RhdHNfcG9wdWxhdGVkLnBhZ2VzXzJtLCBzdGF0 c19yZXBvcHVsYXRlZC5wYWdlc18ybSk7CisJVEVTVF9BU1NFUlRfRVEoc3RhdHNfcG9wdWxhdGVk LnBhZ2VzXzFnLCBzdGF0c19yZXBvcHVsYXRlZC5wYWdlc18xZyk7CiB9CiAKIHN0YXRpYyB2b2lk IGhlbHAoY2hhciAqbmFtZSkKZGlmZiAtLWdpdCBhL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2 bS94ODZfNjQvZXhpdF9vbl9lbXVsYXRpb25fZmFpbHVyZV90ZXN0LmMgYi90b29scy90ZXN0aW5n L3NlbGZ0ZXN0cy9rdm0veDg2XzY0L2V4aXRfb25fZW11bGF0aW9uX2ZhaWx1cmVfdGVzdC5jCmlu ZGV4IGUzMzQ4NDRkNmUxZC4uNmMyZTVlMGNlYjFmIDEwMDY0NAotLS0gYS90b29scy90ZXN0aW5n L3NlbGZ0ZXN0cy9rdm0veDg2XzY0L2V4aXRfb25fZW11bGF0aW9uX2ZhaWx1cmVfdGVzdC5jCisr KyBiL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2bS94ODZfNjQvZXhpdF9vbl9lbXVsYXRpb25f ZmFpbHVyZV90ZXN0LmMKQEAgLTM1LDcgKzM1LDcgQEAgaW50IG1haW4oaW50IGFyZ2MsIGNoYXIg KmFyZ3ZbXSkKIAl2Y3B1X3J1bih2Y3B1KTsKIAloYW5kbGVfZmxkc19lbXVsYXRpb25fZmFpbHVy ZV9leGl0KHZjcHUpOwogCXZjcHVfcnVuKHZjcHUpOwotCUFTU0VSVF9FUShnZXRfdWNhbGwodmNw dSwgTlVMTCksIFVDQUxMX0RPTkUpOworCVRFU1RfQVNTRVJUX0VRKGdldF91Y2FsbCh2Y3B1LCBO VUxMKSwgVUNBTExfRE9ORSk7CiAKIAlrdm1fdm1fZnJlZSh2bSk7CiAJcmV0dXJuIDA7CmRpZmYg LS1naXQgYS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy9rdm0veDg2XzY0L25lc3RlZF9leGNlcHRp b25zX3Rlc3QuYyBiL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2bS94ODZfNjQvbmVzdGVkX2V4 Y2VwdGlvbnNfdGVzdC5jCmluZGV4IDY1MDJhYTIzYzJmOC4uNWYwNzRhNmRhOTBjIDEwMDY0NAot LS0gYS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy9rdm0veDg2XzY0L25lc3RlZF9leGNlcHRpb25z X3Rlc3QuYworKysgYi90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy9rdm0veDg2XzY0L25lc3RlZF9l eGNlcHRpb25zX3Rlc3QuYwpAQCAtMjQ3LDEyICsyNDcsMTIgQEAgaW50IG1haW4oaW50IGFyZ2Ms IGNoYXIgKmFyZ3ZbXSkKIAogCS8qIFZlcmlmeSB0aGUgcGVuZGluZyBldmVudHMgY29tZXMgYmFj ayBvdXQgdGhlIHNhbWUgYXMgaXQgd2VudCBpbi4gKi8KIAl2Y3B1X2V2ZW50c19nZXQodmNwdSwg JmV2ZW50cyk7Ci0JQVNTRVJUX0VRKGV2ZW50cy5mbGFncyAmIEtWTV9WQ1BVRVZFTlRfVkFMSURf UEFZTE9BRCwKLQkJICBLVk1fVkNQVUVWRU5UX1ZBTElEX1BBWUxPQUQpOwotCUFTU0VSVF9FUShl dmVudHMuZXhjZXB0aW9uLnBlbmRpbmcsIHRydWUpOwotCUFTU0VSVF9FUShldmVudHMuZXhjZXB0 aW9uLm5yLCBTU19WRUNUT1IpOwotCUFTU0VSVF9FUShldmVudHMuZXhjZXB0aW9uLmhhc19lcnJv cl9jb2RlLCB0cnVlKTsKLQlBU1NFUlRfRVEoZXZlbnRzLmV4Y2VwdGlvbi5lcnJvcl9jb2RlLCBT U19FUlJPUl9DT0RFKTsKKwlURVNUX0FTU0VSVF9FUShldmVudHMuZmxhZ3MgJiBLVk1fVkNQVUVW RU5UX1ZBTElEX1BBWUxPQUQsCisJCQlLVk1fVkNQVUVWRU5UX1ZBTElEX1BBWUxPQUQpOworCVRF U1RfQVNTRVJUX0VRKGV2ZW50cy5leGNlcHRpb24ucGVuZGluZywgdHJ1ZSk7CisJVEVTVF9BU1NF UlRfRVEoZXZlbnRzLmV4Y2VwdGlvbi5uciwgU1NfVkVDVE9SKTsKKwlURVNUX0FTU0VSVF9FUShl dmVudHMuZXhjZXB0aW9uLmhhc19lcnJvcl9jb2RlLCB0cnVlKTsKKwlURVNUX0FTU0VSVF9FUShl dmVudHMuZXhjZXB0aW9uLmVycm9yX2NvZGUsIFNTX0VSUk9SX0NPREUpOwogCiAJLyoKIAkgKiBS dW4gZm9yIHJlYWwgd2l0aCB0aGUgcGVuZGluZyAjU1MsIEwxIHNob3VsZCBnZXQgYSBWTS1FeGl0 IGR1ZSB0bwpkaWZmIC0tZ2l0IGEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMva3ZtL3g4Nl82NC9y ZWNhbGNfYXBpY19tYXBfdGVzdC5jIGIvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMva3ZtL3g4Nl82 NC9yZWNhbGNfYXBpY19tYXBfdGVzdC5jCmluZGV4IDRjNDE2ZWJlN2Q2Ni4uY2JjOTJhODYyZWE5 IDEwMDY0NAotLS0gYS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy9rdm0veDg2XzY0L3JlY2FsY19h cGljX21hcF90ZXN0LmMKKysrIGIvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMva3ZtL3g4Nl82NC9y ZWNhbGNfYXBpY19tYXBfdGVzdC5jCkBAIC01Nyw3ICs1Nyw3IEBAIGludCBtYWluKHZvaWQpCiAJ Zm9yIChpID0gMDsgaSA8IEtWTV9NQVhfVkNQVVM7IGkrKykKIAkJdmNwdV9zZXRfbXNyKHZjcHVz W2ldLCBNU1JfSUEzMl9BUElDQkFTRSwgTEFQSUNfWDJBUElDKTsKIAotCUFTU0VSVF9FUShwdGhy ZWFkX2NyZWF0ZSgmdGhyZWFkLCBOVUxMLCByYWNlLCB2Y3B1c1swXSksIDApOworCVRFU1RfQVNT RVJUX0VRKHB0aHJlYWRfY3JlYXRlKCZ0aHJlYWQsIE5VTEwsIHJhY2UsIHZjcHVzWzBdKSwgMCk7 CiAKIAl2Y3B1TiA9IHZjcHVzW0tWTV9NQVhfVkNQVVMgLSAxXTsKIAlmb3IgKHQgPSB0aW1lKE5V TEwpICsgVElNRU9VVDsgdGltZShOVUxMKSA8IHQ7KSB7CkBAIC02NSw4ICs2NSw4IEBAIGludCBt YWluKHZvaWQpCiAJCXZjcHVfc2V0X21zcih2Y3B1TiwgTVNSX0lBMzJfQVBJQ0JBU0UsIExBUElD X0RJU0FCTEVEKTsKIAl9CiAKLQlBU1NFUlRfRVEocHRocmVhZF9jYW5jZWwodGhyZWFkKSwgMCk7 Ci0JQVNTRVJUX0VRKHB0aHJlYWRfam9pbih0aHJlYWQsIE5VTEwpLCAwKTsKKwlURVNUX0FTU0VS VF9FUShwdGhyZWFkX2NhbmNlbCh0aHJlYWQpLCAwKTsKKwlURVNUX0FTU0VSVF9FUShwdGhyZWFk X2pvaW4odGhyZWFkLCBOVUxMKSwgMCk7CiAKIAlrdm1fdm1fZnJlZSh2bSk7CiAKZGlmZiAtLWdp dCBhL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2bS94ODZfNjQvdHNjX21zcnNfdGVzdC5jIGIv dG9vbHMvdGVzdGluZy9zZWxmdGVzdHMva3ZtL3g4Nl82NC90c2NfbXNyc190ZXN0LmMKaW5kZXgg YzlmNjc3MDJmNjU3Li45MjY1OTY1YmQyY2QgMTAwNjQ0Ci0tLSBhL3Rvb2xzL3Rlc3Rpbmcvc2Vs ZnRlc3RzL2t2bS94ODZfNjQvdHNjX21zcnNfdGVzdC5jCisrKyBiL3Rvb2xzL3Rlc3Rpbmcvc2Vs ZnRlc3RzL2t2bS94ODZfNjQvdHNjX21zcnNfdGVzdC5jCkBAIC0xMDMsMzkgKzEwMywzOSBAQCBp bnQgbWFpbih2b2lkKQogCXZtID0gdm1fY3JlYXRlX3dpdGhfb25lX3ZjcHUoJnZjcHUsIGd1ZXN0 X2NvZGUpOwogCiAJdmFsID0gMDsKLQlBU1NFUlRfRVEocm91bmRlZF9ob3N0X3JkbXNyKE1TUl9J QTMyX1RTQyksIHZhbCk7Ci0JQVNTRVJUX0VRKHJvdW5kZWRfaG9zdF9yZG1zcihNU1JfSUEzMl9U U0NfQURKVVNUKSwgdmFsKTsKKwlURVNUX0FTU0VSVF9FUShyb3VuZGVkX2hvc3RfcmRtc3IoTVNS X0lBMzJfVFNDKSwgdmFsKTsKKwlURVNUX0FTU0VSVF9FUShyb3VuZGVkX2hvc3RfcmRtc3IoTVNS X0lBMzJfVFNDX0FESlVTVCksIHZhbCk7CiAKIAkvKiBHdWVzdDogd3JpdGVzIHRvIE1TUl9JQTMy X1RTQyBhZmZlY3QgYm90aCBNU1JzLiAgKi8KIAlydW5fdmNwdSh2Y3B1LCAxKTsKIAl2YWwgPSAx dWxsICogR1VFU1RfU1RFUDsKLQlBU1NFUlRfRVEocm91bmRlZF9ob3N0X3JkbXNyKE1TUl9JQTMy X1RTQyksIHZhbCk7Ci0JQVNTRVJUX0VRKHJvdW5kZWRfaG9zdF9yZG1zcihNU1JfSUEzMl9UU0Nf QURKVVNUKSwgdmFsKTsKKwlURVNUX0FTU0VSVF9FUShyb3VuZGVkX2hvc3RfcmRtc3IoTVNSX0lB MzJfVFNDKSwgdmFsKTsKKwlURVNUX0FTU0VSVF9FUShyb3VuZGVkX2hvc3RfcmRtc3IoTVNSX0lB MzJfVFNDX0FESlVTVCksIHZhbCk7CiAKIAkvKiBHdWVzdDogd3JpdGVzIHRvIE1TUl9JQTMyX1RT Q19BREpVU1QgYWZmZWN0IGJvdGggTVNScy4gICovCiAJcnVuX3ZjcHUodmNwdSwgMik7CiAJdmFs ID0gMnVsbCAqIEdVRVNUX1NURVA7Ci0JQVNTRVJUX0VRKHJvdW5kZWRfaG9zdF9yZG1zcihNU1Jf SUEzMl9UU0MpLCB2YWwpOwotCUFTU0VSVF9FUShyb3VuZGVkX2hvc3RfcmRtc3IoTVNSX0lBMzJf VFNDX0FESlVTVCksIHZhbCk7CisJVEVTVF9BU1NFUlRfRVEocm91bmRlZF9ob3N0X3JkbXNyKE1T Ul9JQTMyX1RTQyksIHZhbCk7CisJVEVTVF9BU1NFUlRfRVEocm91bmRlZF9ob3N0X3JkbXNyKE1T Ul9JQTMyX1RTQ19BREpVU1QpLCB2YWwpOwogCiAJLyoKIAkgKiBIb3N0OiB3cml0ZXMgdG8gTVNS X0lBMzJfVFNDIHNldCB0aGUgaG9zdC1zaWRlIG9mZnNldAogCSAqIGFuZCB0aGVyZWZvcmUgZG8g bm90IGNoYW5nZSBNU1JfSUEzMl9UU0NfQURKVVNULgogCSAqLwogCXZjcHVfc2V0X21zcih2Y3B1 LCBNU1JfSUEzMl9UU0MsIEhPU1RfQURKVVNUICsgdmFsKTsKLQlBU1NFUlRfRVEocm91bmRlZF9o b3N0X3JkbXNyKE1TUl9JQTMyX1RTQyksIEhPU1RfQURKVVNUICsgdmFsKTsKLQlBU1NFUlRfRVEo cm91bmRlZF9ob3N0X3JkbXNyKE1TUl9JQTMyX1RTQ19BREpVU1QpLCB2YWwpOworCVRFU1RfQVNT RVJUX0VRKHJvdW5kZWRfaG9zdF9yZG1zcihNU1JfSUEzMl9UU0MpLCBIT1NUX0FESlVTVCArIHZh bCk7CisJVEVTVF9BU1NFUlRfRVEocm91bmRlZF9ob3N0X3JkbXNyKE1TUl9JQTMyX1RTQ19BREpV U1QpLCB2YWwpOwogCXJ1bl92Y3B1KHZjcHUsIDMpOwogCiAJLyogSG9zdDogd3JpdGVzIHRvIE1T Ul9JQTMyX1RTQ19BREpVU1QgZG8gbm90IG1vZGlmeSB0aGUgVFNDLiAgKi8KIAl2Y3B1X3NldF9t c3IodmNwdSwgTVNSX0lBMzJfVFNDX0FESlVTVCwgVU5JVFkgKiAxMjM0NTYpOwotCUFTU0VSVF9F UShyb3VuZGVkX2hvc3RfcmRtc3IoTVNSX0lBMzJfVFNDKSwgSE9TVF9BREpVU1QgKyB2YWwpOwot CUFTU0VSVF9FUSh2Y3B1X2dldF9tc3IodmNwdSwgTVNSX0lBMzJfVFNDX0FESlVTVCksIFVOSVRZ ICogMTIzNDU2KTsKKwlURVNUX0FTU0VSVF9FUShyb3VuZGVkX2hvc3RfcmRtc3IoTVNSX0lBMzJf VFNDKSwgSE9TVF9BREpVU1QgKyB2YWwpOworCVRFU1RfQVNTRVJUX0VRKHZjcHVfZ2V0X21zcih2 Y3B1LCBNU1JfSUEzMl9UU0NfQURKVVNUKSwgVU5JVFkgKiAxMjM0NTYpOwogCiAJLyogUmVzdG9y ZSBwcmV2aW91cyB2YWx1ZS4gICovCiAJdmNwdV9zZXRfbXNyKHZjcHUsIE1TUl9JQTMyX1RTQ19B REpVU1QsIHZhbCk7Ci0JQVNTRVJUX0VRKHJvdW5kZWRfaG9zdF9yZG1zcihNU1JfSUEzMl9UU0Mp LCBIT1NUX0FESlVTVCArIHZhbCk7Ci0JQVNTRVJUX0VRKHJvdW5kZWRfaG9zdF9yZG1zcihNU1Jf SUEzMl9UU0NfQURKVVNUKSwgdmFsKTsKKwlURVNUX0FTU0VSVF9FUShyb3VuZGVkX2hvc3RfcmRt c3IoTVNSX0lBMzJfVFNDKSwgSE9TVF9BREpVU1QgKyB2YWwpOworCVRFU1RfQVNTRVJUX0VRKHJv dW5kZWRfaG9zdF9yZG1zcihNU1JfSUEzMl9UU0NfQURKVVNUKSwgdmFsKTsKIAogCS8qCiAJICog R3Vlc3Q6IHdyaXRlcyB0byBNU1JfSUEzMl9UU0NfQURKVVNUIGRvIG5vdCBkZXN0cm95IHRoZQpA QCAtMTQzLDggKzE0Myw4IEBAIGludCBtYWluKHZvaWQpCiAJICovCiAJcnVuX3ZjcHUodmNwdSwg NCk7CiAJdmFsID0gM3VsbCAqIEdVRVNUX1NURVA7Ci0JQVNTRVJUX0VRKHJvdW5kZWRfaG9zdF9y ZG1zcihNU1JfSUEzMl9UU0MpLCBIT1NUX0FESlVTVCArIHZhbCk7Ci0JQVNTRVJUX0VRKHJvdW5k ZWRfaG9zdF9yZG1zcihNU1JfSUEzMl9UU0NfQURKVVNUKSwgdmFsKTsKKwlURVNUX0FTU0VSVF9F UShyb3VuZGVkX2hvc3RfcmRtc3IoTVNSX0lBMzJfVFNDKSwgSE9TVF9BREpVU1QgKyB2YWwpOwor CVRFU1RfQVNTRVJUX0VRKHJvdW5kZWRfaG9zdF9yZG1zcihNU1JfSUEzMl9UU0NfQURKVVNUKSwg dmFsKTsKIAogCS8qCiAJICogR3Vlc3Q6IHdyaXRlcyB0byBNU1JfSUEzMl9UU0MgYWZmZWN0IGJv dGggTVNScywgc28gdGhlIGhvc3Qtc2lkZQpAQCAtMTUyLDggKzE1Miw4IEBAIGludCBtYWluKHZv aWQpCiAJICovCiAJcnVuX3ZjcHUodmNwdSwgNSk7CiAJdmFsID0gNHVsbCAqIEdVRVNUX1NURVA7 Ci0JQVNTRVJUX0VRKHJvdW5kZWRfaG9zdF9yZG1zcihNU1JfSUEzMl9UU0MpLCB2YWwpOwotCUFT U0VSVF9FUShyb3VuZGVkX2hvc3RfcmRtc3IoTVNSX0lBMzJfVFNDX0FESlVTVCksIHZhbCAtIEhP U1RfQURKVVNUKTsKKwlURVNUX0FTU0VSVF9FUShyb3VuZGVkX2hvc3RfcmRtc3IoTVNSX0lBMzJf VFNDKSwgdmFsKTsKKwlURVNUX0FTU0VSVF9FUShyb3VuZGVkX2hvc3RfcmRtc3IoTVNSX0lBMzJf VFNDX0FESlVTVCksIHZhbCAtIEhPU1RfQURKVVNUKTsKIAogCWt2bV92bV9mcmVlKHZtKTsKIApk aWZmIC0tZ2l0IGEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMva3ZtL3g4Nl82NC92bXhfZXhjZXB0 aW9uX3dpdGhfaW52YWxpZF9ndWVzdF9zdGF0ZS5jIGIvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMv a3ZtL3g4Nl82NC92bXhfZXhjZXB0aW9uX3dpdGhfaW52YWxpZF9ndWVzdF9zdGF0ZS5jCmluZGV4 IGJlMGJkYjhjNmY3OC4uYTliODI3YzY5ZjMyIDEwMDY0NAotLS0gYS90b29scy90ZXN0aW5nL3Nl bGZ0ZXN0cy9rdm0veDg2XzY0L3ZteF9leGNlcHRpb25fd2l0aF9pbnZhbGlkX2d1ZXN0X3N0YXRl LmMKKysrIGIvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMva3ZtL3g4Nl82NC92bXhfZXhjZXB0aW9u X3dpdGhfaW52YWxpZF9ndWVzdF9zdGF0ZS5jCkBAIC01MCw3ICs1MCw3IEBAIHN0YXRpYyB2b2lk IHNldF90aW1lcih2b2lkKQogCXRpbWVyLml0X3ZhbHVlLnR2X3NlYyAgPSAwOwogCXRpbWVyLml0 X3ZhbHVlLnR2X3VzZWMgPSAyMDA7CiAJdGltZXIuaXRfaW50ZXJ2YWwgPSB0aW1lci5pdF92YWx1 ZTsKLQlBU1NFUlRfRVEoc2V0aXRpbWVyKElUSU1FUl9SRUFMLCAmdGltZXIsIE5VTEwpLCAwKTsK KwlURVNUX0FTU0VSVF9FUShzZXRpdGltZXIoSVRJTUVSX1JFQUwsICZ0aW1lciwgTlVMTCksIDAp OwogfQogCiBzdGF0aWMgdm9pZCBzZXRfb3JfY2xlYXJfaW52YWxpZF9ndWVzdF9zdGF0ZShzdHJ1 Y3Qga3ZtX3ZjcHUgKnZjcHUsIGJvb2wgc2V0KQpkaWZmIC0tZ2l0IGEvdG9vbHMvdGVzdGluZy9z ZWxmdGVzdHMva3ZtL3g4Nl82NC92bXhfcG11X2NhcHNfdGVzdC5jIGIvdG9vbHMvdGVzdGluZy9z ZWxmdGVzdHMva3ZtL3g4Nl82NC92bXhfcG11X2NhcHNfdGVzdC5jCmluZGV4IDRjOTBmNzY5MzBm OS4uMzRlZmQ1N2MyYjMyIDEwMDY0NAotLS0gYS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy9rdm0v eDg2XzY0L3ZteF9wbXVfY2Fwc190ZXN0LmMKKysrIGIvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMv a3ZtL3g4Nl82NC92bXhfcG11X2NhcHNfdGVzdC5jCkBAIC0xMDMsNyArMTAzLDggQEAgc3RhdGlj IHZvaWQgdGVzdF9ndWVzdF93cm1zcl9wZXJmX2NhcGFiaWxpdGllcyh1bmlvbiBwZXJmX2NhcGFi aWxpdGllcyBob3N0X2NhcCkKIAkJVEVTVF9GQUlMKCJVbmV4cGVjdGVkIHVjYWxsOiAlbHUiLCB1 Yy5jbWQpOwogCX0KIAotCUFTU0VSVF9FUSh2Y3B1X2dldF9tc3IodmNwdSwgTVNSX0lBMzJfUEVS Rl9DQVBBQklMSVRJRVMpLCBob3N0X2NhcC5jYXBhYmlsaXRpZXMpOworCVRFU1RfQVNTRVJUX0VR KHZjcHVfZ2V0X21zcih2Y3B1LCBNU1JfSUEzMl9QRVJGX0NBUEFCSUxJVElFUyksCisJCQlob3N0 X2NhcC5jYXBhYmlsaXRpZXMpOwogCiAJdmNwdV9zZXRfbXNyKHZjcHUsIE1TUl9JQTMyX1BFUkZf Q0FQQUJJTElUSUVTLCBob3N0X2NhcC5jYXBhYmlsaXRpZXMpOwogCmRpZmYgLS1naXQgYS90b29s cy90ZXN0aW5nL3NlbGZ0ZXN0cy9rdm0veDg2XzY0L3hhcGljX3N0YXRlX3Rlc3QuYyBiL3Rvb2xz L3Rlc3Rpbmcvc2VsZnRlc3RzL2t2bS94ODZfNjQveGFwaWNfc3RhdGVfdGVzdC5jCmluZGV4IDM5 NmMxM2Y0MjQ1Ny4uYWI3NWI4NzNhNGFkIDEwMDY0NAotLS0gYS90b29scy90ZXN0aW5nL3NlbGZ0 ZXN0cy9rdm0veDg2XzY0L3hhcGljX3N0YXRlX3Rlc3QuYworKysgYi90b29scy90ZXN0aW5nL3Nl bGZ0ZXN0cy9rdm0veDg2XzY0L3hhcGljX3N0YXRlX3Rlc3QuYwpAQCAtNjUsMTcgKzY1LDE3IEBA IHN0YXRpYyB2b2lkIF9fX190ZXN0X2ljcihzdHJ1Y3QgeGFwaWNfdmNwdSAqeCwgdWludDY0X3Qg dmFsKQogCXZjcHVfaW9jdGwodmNwdSwgS1ZNX1NFVF9MQVBJQywgJnhhcGljKTsKIAogCXZjcHVf cnVuKHZjcHUpOwotCUFTU0VSVF9FUShnZXRfdWNhbGwodmNwdSwgJnVjKSwgVUNBTExfU1lOQyk7 Ci0JQVNTRVJUX0VRKHVjLmFyZ3NbMV0sIHZhbCk7CisJVEVTVF9BU1NFUlRfRVEoZ2V0X3VjYWxs KHZjcHUsICZ1YyksIFVDQUxMX1NZTkMpOworCVRFU1RfQVNTRVJUX0VRKHVjLmFyZ3NbMV0sIHZh bCk7CiAKIAl2Y3B1X2lvY3RsKHZjcHUsIEtWTV9HRVRfTEFQSUMsICZ4YXBpYyk7CiAJaWNyID0g KHU2NCkoKigodTMyICopJnhhcGljLnJlZ3NbQVBJQ19JQ1JdKSkgfAogCSAgICAgICh1NjQpKCoo KHUzMiAqKSZ4YXBpYy5yZWdzW0FQSUNfSUNSMl0pKSA8PCAzMjsKIAlpZiAoIXgtPmlzX3gyYXBp YykgewogCQl2YWwgJj0gKC0xdSB8ICgweGZmdWxsIDw8ICgzMiArIDI0KSkpOwotCQlBU1NFUlRf RVEoaWNyLCB2YWwgJiB+QVBJQ19JQ1JfQlVTWSk7CisJCVRFU1RfQVNTRVJUX0VRKGljciwgdmFs ICYgfkFQSUNfSUNSX0JVU1kpOwogCX0gZWxzZSB7Ci0JCUFTU0VSVF9FUShpY3IgJiB+QVBJQ19J Q1JfQlVTWSwgdmFsICYgfkFQSUNfSUNSX0JVU1kpOworCQlURVNUX0FTU0VSVF9FUShpY3IgJiB+ QVBJQ19JQ1JfQlVTWSwgdmFsICYgfkFQSUNfSUNSX0JVU1kpOwogCX0KIH0KIApkaWZmIC0tZ2l0 IGEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMva3ZtL3g4Nl82NC94ZW5fdm1jYWxsX3Rlc3QuYyBi L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL2t2bS94ODZfNjQveGVuX3ZtY2FsbF90ZXN0LmMKaW5k ZXggYzk0Y2RlM2I1MjNmLi5lMTQ5ZDA1NzQ5NjEgMTAwNjQ0Ci0tLSBhL3Rvb2xzL3Rlc3Rpbmcv c2VsZnRlc3RzL2t2bS94ODZfNjQveGVuX3ZtY2FsbF90ZXN0LmMKKysrIGIvdG9vbHMvdGVzdGlu Zy9zZWxmdGVzdHMva3ZtL3g4Nl82NC94ZW5fdm1jYWxsX3Rlc3QuYwpAQCAtMTA4LDE2ICsxMDgs MTYgQEAgaW50IG1haW4oaW50IGFyZ2MsIGNoYXIgKmFyZ3ZbXSkKIAkJdmNwdV9ydW4odmNwdSk7 CiAKIAkJaWYgKHJ1bi0+ZXhpdF9yZWFzb24gPT0gS1ZNX0VYSVRfWEVOKSB7Ci0JCQlBU1NFUlRf RVEocnVuLT54ZW4udHlwZSwgS1ZNX0VYSVRfWEVOX0hDQUxMKTsKLQkJCUFTU0VSVF9FUShydW4t Pnhlbi51LmhjYWxsLmNwbCwgMCk7Ci0JCQlBU1NFUlRfRVEocnVuLT54ZW4udS5oY2FsbC5sb25n bW9kZSwgMSk7Ci0JCQlBU1NFUlRfRVEocnVuLT54ZW4udS5oY2FsbC5pbnB1dCwgSU5QVVRWQUxV RSk7Ci0JCQlBU1NFUlRfRVEocnVuLT54ZW4udS5oY2FsbC5wYXJhbXNbMF0sIEFSR1ZBTFVFKDEp KTsKLQkJCUFTU0VSVF9FUShydW4tPnhlbi51LmhjYWxsLnBhcmFtc1sxXSwgQVJHVkFMVUUoMikp OwotCQkJQVNTRVJUX0VRKHJ1bi0+eGVuLnUuaGNhbGwucGFyYW1zWzJdLCBBUkdWQUxVRSgzKSk7 Ci0JCQlBU1NFUlRfRVEocnVuLT54ZW4udS5oY2FsbC5wYXJhbXNbM10sIEFSR1ZBTFVFKDQpKTsK LQkJCUFTU0VSVF9FUShydW4tPnhlbi51LmhjYWxsLnBhcmFtc1s0XSwgQVJHVkFMVUUoNSkpOwot CQkJQVNTRVJUX0VRKHJ1bi0+eGVuLnUuaGNhbGwucGFyYW1zWzVdLCBBUkdWQUxVRSg2KSk7CisJ CQlURVNUX0FTU0VSVF9FUShydW4tPnhlbi50eXBlLCBLVk1fRVhJVF9YRU5fSENBTEwpOworCQkJ VEVTVF9BU1NFUlRfRVEocnVuLT54ZW4udS5oY2FsbC5jcGwsIDApOworCQkJVEVTVF9BU1NFUlRf RVEocnVuLT54ZW4udS5oY2FsbC5sb25nbW9kZSwgMSk7CisJCQlURVNUX0FTU0VSVF9FUShydW4t Pnhlbi51LmhjYWxsLmlucHV0LCBJTlBVVFZBTFVFKTsKKwkJCVRFU1RfQVNTRVJUX0VRKHJ1bi0+ eGVuLnUuaGNhbGwucGFyYW1zWzBdLCBBUkdWQUxVRSgxKSk7CisJCQlURVNUX0FTU0VSVF9FUShy dW4tPnhlbi51LmhjYWxsLnBhcmFtc1sxXSwgQVJHVkFMVUUoMikpOworCQkJVEVTVF9BU1NFUlRf RVEocnVuLT54ZW4udS5oY2FsbC5wYXJhbXNbMl0sIEFSR1ZBTFVFKDMpKTsKKwkJCVRFU1RfQVNT RVJUX0VRKHJ1bi0+eGVuLnUuaGNhbGwucGFyYW1zWzNdLCBBUkdWQUxVRSg0KSk7CisJCQlURVNU X0FTU0VSVF9FUShydW4tPnhlbi51LmhjYWxsLnBhcmFtc1s0XSwgQVJHVkFMVUUoNSkpOworCQkJ VEVTVF9BU1NFUlRfRVEocnVuLT54ZW4udS5oY2FsbC5wYXJhbXNbNV0sIEFSR1ZBTFVFKDYpKTsK IAkJCXJ1bi0+eGVuLnUuaGNhbGwucmVzdWx0ID0gUkVUVkFMVUU7CiAJCQljb250aW51ZTsKIAkJ fQotLSAKMi40MS4wLjQ4Ny5nNmQ3MmYzZTk5NS1nb29nCgoKX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX18KbGludXgtYXJtLWtlcm5lbCBtYWlsaW5nIGxpc3QK bGludXgtYXJtLWtlcm5lbEBsaXN0cy5pbmZyYWRlYWQub3JnCmh0dHA6Ly9saXN0cy5pbmZyYWRl YWQub3JnL21haWxtYW4vbGlzdGluZm8vbGludXgtYXJtLWtlcm5lbAo=