From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8DE798BF0 for ; Mon, 31 Jul 2023 13:36:54 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 58DA0C433C7; Mon, 31 Jul 2023 13:36:47 +0000 (UTC) Date: Mon, 31 Jul 2023 19:06:37 +0530 From: Manivannan Sadhasivam To: Frank Li Cc: lorenzo.pieralisi@arm.com, bhelgaas@google.com, devicetree@vger.kernel.org, gustavo.pimentel@synopsys.com, helgaas@kernel.org, imx@lists.linux.dev, kw@linux.com, leoyang.li@nxp.com, linux-arm-kernel@lists.infradead.org, linux-imx@nxp.com, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, mani@kernel.org, minghuan.lian@nxp.com, mingkai.hu@nxp.com, robh+dt@kernel.org, roy.zang@nxp.com, shawnguo@kernel.org, zhiqiang.hou@nxp.com Subject: Re: [PATCH v5 1/2] PCI: dwc: Implement general suspend/resume functionality for L2/L3 transitionse Message-ID: <20230731133637.GC6436@thinkpad> References: <20230724215830.2253112-1-Frank.Li@nxp.com> <20230728153238.GA4719@thinkpad> Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: On Fri, Jul 28, 2023 at 11:49:28AM -0400, Frank Li wrote: > On Fri, Jul 28, 2023 at 09:02:38PM +0530, Manivannan Sadhasivam wrote: > > On Mon, Jul 24, 2023 at 05:58:29PM -0400, Frank Li wrote: > > > Introduced helper function dw_pcie_get_ltssm to retrieve SMLH_LTSS_STATE. > > > Added API pme_turn_off and exit_from_l2 for managing L2/L3 state transitions. > > > > > > Typical L2 entry workflow: > > > > > > 1. Transmit PME turn off signal to PCI devices and wait for PME_To_Ack. > > > 2. Await link entering L2_IDLE state. > > > 3. Transition Root complex to D3 state. > > > > > > Typical L2 exit workflow: > > > > > > 1. Transition Root complex to D0 state. > > > 2. Issue exit from L2 command. > > > 3. Reinitialize PCI host. > > > 4. Wait for link to become active. > > > > > > Signed-off-by: Frank Li > > > --- > > > Change from v4 to v5: > > > - Closes: https://lore.kernel.org/oe-kbuild-all/202307211904.zExw4Q8H-lkp@intel.com/ > > > Change from v3 to v4: > > > - change according to Manivannan's comments. > > > I hope I have not missed anything. quite long discuss thread > > > Change from v2 to v3: > > > - Basic rewrite whole patch according rob herry suggestion. > > > put common function into dwc, so more soc can share the same logic. > > > > > > .../pci/controller/dwc/pcie-designware-host.c | 95 +++++++++++++++++++ > > > drivers/pci/controller/dwc/pcie-designware.h | 28 ++++++ > > > 2 files changed, 123 insertions(+) > > > > > > diff --git a/drivers/pci/controller/dwc/pcie-designware-host.c b/drivers/pci/controller/dwc/pcie-designware-host.c > > > index 9952057c8819..031e1f9c0d0c 100644 > > > --- a/drivers/pci/controller/dwc/pcie-designware-host.c > > > +++ b/drivers/pci/controller/dwc/pcie-designware-host.c > > > @@ -8,6 +8,7 @@ > > > * Author: Jingoo Han > > > */ > > > > > > +#include > > > #include > > > #include > > > #include > > > @@ -807,3 +808,97 @@ int dw_pcie_setup_rc(struct dw_pcie_rp *pp) > > > return 0; > > > } > > > EXPORT_SYMBOL_GPL(dw_pcie_setup_rc); > > > + > > > +/* > > > + * This resemble the pci_set_power_state() interfaces, but these are for > > > > s/interfaces/API > > s/these are/this is > > > > > + * configuring host controllers, which are bridges *to* PCI devices but > > > + * are not PCI devices themselves. > > > + */ > > > +static void dw_pcie_set_dstate(struct dw_pcie *pci, pci_power_t dstate) > > > +{ > > > + u8 offset = dw_pcie_find_capability(pci, PCI_CAP_ID_PM); > > > + u16 val; > > > + > > > + val = dw_pcie_readw_dbi(pci, offset + PCI_PM_CTRL); > > > + val &= ~PCI_PM_CTRL_STATE_MASK; > > > + val |= ((u16 __force)dstate) & PCI_PM_CTRL_STATE_MASK; > > > > Why can't just, > > > > val |= dstate; > > fixed a build warning. > > Closes: https://lore.kernel.org/oe-kbuild-all/202307211904.zExw4Q8H-lkp@intel.com/ > Ah ok. Missed this report. But still you can get rid of the mask part. > > > > > + dw_pcie_writew_dbi(pci, offset + PCI_PM_CTRL, val); > > > +} > > > + > > > +int dw_pcie_suspend_noirq(struct dw_pcie *pci) > > > +{ > > > + u8 offset; > > > + u32 val; > > > + int ret; > > > + > > > + offset = dw_pcie_find_capability(pci, PCI_CAP_ID_EXP); > > > > Just assign this during variable definition itself.. > > Do you means? > u8 offset = dw_pcie_find_capability(pci, PCI_CAP_ID_EXP); Yes! > > > > > + /* > > > + * If L1.1\L1.2 enable, devices (such as NVME) want short > > > + * resume latency, controller will not enter L2 > > > > "If L1SS is supported, then do not put the link into L2 as some devices such as > > NVMe expect low resume latency." > > > > > + */ > > > + if (dw_pcie_readw_dbi(pci, offset + PCI_EXP_LNKCTL) & PCI_EXP_LNKCTL_ASPM_L1) > > > + return 0; > > > + > > > + if (dw_pcie_get_ltssm(pci) <= DW_PCIE_LTSSM_DETECT_ACT) > > > + return 0; > > > + > > > + if (!pci->pp.ops->pme_turn_off) > > > + return -EINVAL; > > > > Can you just return 0 instead of failing? As per my comment below, if you move > > the D-state change before this callback, then this won't be a hard requirement. > > > > > + > > > + pci->pp.ops->pme_turn_off(&pci->pp); > > > + > > > + /* > > > + * PCI Express Base Specification Rev 4.0 > > > + * 5.3.3.2.1 PME Synchronization > > > + * Recommand 1ms to 10ms timeout to check L2 ready > > > > "Recommends" > > > > Please use full 80 columns for comments. > > > > > + */ > > > + ret = read_poll_timeout(dw_pcie_get_ltssm, val, val == DW_PCIE_LTSSM_L2_IDLE, > > > + 100, 10000, false, pci); > > > + if (ret) { > > > + dev_err(pci->dev, "PCIe link enter L2 timeout! ltssm = 0x%x\n", val); > > > > "Timeout waiting for L2 entry! LTSSM: 0x%x\n" > > > > > + return ret; > > > + } > > > + > > > + dw_pcie_set_dstate(pci, PCI_D3hot); > > > > This should be done before initiating L2 entry as per > > PCI_Express_Base_Specification 3.0, section 5.2. > > This is for root complex bridge, after PCI device and link to L2, > PCI Host can be enter lower power state, I think it is just > borrow 'D3 state' from PCI. > This is confusing now. What is the behavior if the root complex changes D-state but the device driver expects a different one? For instance, during suspend, the NVMe driver expects the D-state to be D0 only [1] not to be changed by the PCI core. This might apply to other drivers as well. Better to leave the D-state change to PCI core itself. - Mani [1] https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/drivers/nvme/host/pci.c#n3218 > > > > > + > > > + pci->suspended = true; > > > + > > > + return ret; > > > +} > > > +EXPORT_SYMBOL_GPL(dw_pcie_suspend_noirq); > > > + > > > +int dw_pcie_resume_noirq(struct dw_pcie *pci) > > > +{ > > > + int ret; > > > + > > > + if (!pci->suspended) > > > + return 0; > > > + > > > + pci->suspended = false; > > > + > > > + dw_pcie_set_dstate(pci, PCI_D0); > > > + > > > + if (!pci->pp.ops->exit_from_l2) > > > + return -EINVAL; > > > > Same comment as above. > > > > > + > > > + pci->pp.ops->exit_from_l2(&pci->pp); > > > + > > > + ret = pci->pp.ops->host_init(&pci->pp); > > > > I don't see matching host_deinit() in suspend. > > > > - Mani > > > > > + if (ret) { > > > + dev_err(pci->dev, "Host init failed! ret = 0x%x\n", ret); > > > + return ret; > > > + } > > > + > > > + dw_pcie_setup_rc(&pci->pp); > > > + > > > + ret = dw_pcie_start_link(pci); > > > + if (ret) > > > + return ret; > > > + > > > + ret = dw_pcie_wait_for_link(pci); > > > + if (ret) > > > + return ret; > > > + > > > + return ret; > > > +} > > > +EXPORT_SYMBOL_GPL(dw_pcie_resume_noirq); > > > diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h > > > index 79713ce075cc..effb07a506e4 100644 > > > --- a/drivers/pci/controller/dwc/pcie-designware.h > > > +++ b/drivers/pci/controller/dwc/pcie-designware.h > > > @@ -288,10 +288,21 @@ enum dw_pcie_core_rst { > > > DW_PCIE_NUM_CORE_RSTS > > > }; > > > > > > +enum dw_pcie_ltssm { > > > + DW_PCIE_LTSSM_UNKNOWN = 0xFFFFFFFF, > > > + /* Need align PCIE_PORT_DEBUG0 bit0:5 */ > > > > "Need to align with PCIE_PORT_DEBUG0 bits 0:5". > > > > - Mani > > > > > + DW_PCIE_LTSSM_DETECT_QUIET = 0x0, > > > + DW_PCIE_LTSSM_DETECT_ACT = 0x1, > > > + DW_PCIE_LTSSM_L0 = 0x11, > > > + DW_PCIE_LTSSM_L2_IDLE = 0x15, > > > +}; > > > + > > > struct dw_pcie_host_ops { > > > int (*host_init)(struct dw_pcie_rp *pp); > > > void (*host_deinit)(struct dw_pcie_rp *pp); > > > int (*msi_host_init)(struct dw_pcie_rp *pp); > > > + void (*pme_turn_off)(struct dw_pcie_rp *pp); > > > + void (*exit_from_l2)(struct dw_pcie_rp *pp); > > > }; > > > > > > struct dw_pcie_rp { > > > @@ -364,6 +375,7 @@ struct dw_pcie_ops { > > > void (*write_dbi2)(struct dw_pcie *pcie, void __iomem *base, u32 reg, > > > size_t size, u32 val); > > > int (*link_up)(struct dw_pcie *pcie); > > > + enum dw_pcie_ltssm (*get_ltssm)(struct dw_pcie *pcie); > > > int (*start_link)(struct dw_pcie *pcie); > > > void (*stop_link)(struct dw_pcie *pcie); > > > }; > > > @@ -393,6 +405,7 @@ struct dw_pcie { > > > struct reset_control_bulk_data app_rsts[DW_PCIE_NUM_APP_RSTS]; > > > struct reset_control_bulk_data core_rsts[DW_PCIE_NUM_CORE_RSTS]; > > > struct gpio_desc *pe_rst; > > > + bool suspended; > > > }; > > > > > > #define to_dw_pcie_from_pp(port) container_of((port), struct dw_pcie, pp) > > > @@ -430,6 +443,9 @@ void dw_pcie_iatu_detect(struct dw_pcie *pci); > > > int dw_pcie_edma_detect(struct dw_pcie *pci); > > > void dw_pcie_edma_remove(struct dw_pcie *pci); > > > > > > +int dw_pcie_suspend_noirq(struct dw_pcie *pci); > > > +int dw_pcie_resume_noirq(struct dw_pcie *pci); > > > + > > > static inline void dw_pcie_writel_dbi(struct dw_pcie *pci, u32 reg, u32 val) > > > { > > > dw_pcie_write_dbi(pci, reg, 0x4, val); > > > @@ -501,6 +517,18 @@ static inline void dw_pcie_stop_link(struct dw_pcie *pci) > > > pci->ops->stop_link(pci); > > > } > > > > > > +static inline enum dw_pcie_ltssm dw_pcie_get_ltssm(struct dw_pcie *pci) > > > +{ > > > + u32 val; > > > + > > > + if (pci->ops && pci->ops->get_ltssm) > > > + return pci->ops->get_ltssm(pci); > > > + > > > + val = dw_pcie_readl_dbi(pci, PCIE_PORT_DEBUG0); > > > + > > > + return (enum dw_pcie_ltssm)FIELD_GET(PORT_LOGIC_LTSSM_STATE_MASK, val); > > > +} > > > + > > > #ifdef CONFIG_PCIE_DW_HOST > > > irqreturn_t dw_handle_msi_irq(struct dw_pcie_rp *pp); > > > int dw_pcie_setup_rc(struct dw_pcie_rp *pp); > > > -- > > > 2.34.1 > > > > > > > -- > > மணிவண்ணன் சதாசிவம் -- மணிவண்ணன் சதாசிவம் From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id D424AC001DE for ; Mon, 31 Jul 2023 13:39:24 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=lnYvZBS2NBgagGKxO4dLzIPP4FUcJjMm4kBxcDt/cZI=; b=anzImS7nFFmCjc X9QZRL88Q9WHvRxe8hzQLRbvaaECSz3uLh4HiLoB1nYgZ5u9BYeED4z8YuQfBAZnCZh671IDO4MrY hF/5AsQ+vOuBXQvgXiAveBigR3FQ+18QWd+vRCWMNWU8ZNcUT7syYuEvWjaNO7WBtPF7OGiEc0EGu H/s+/aKhqO5AO3OjRWm8sJm52QCE5G+BnY1OU//63jjKi53FzrusZiecewPCC+ioSGCTVxQ1Xfk8B MX9eNmGHPktcBYBWBCes3iiC3AYL1M1njsaP7jz7N6aM6jDP2SBH/h6Fu/jx2xN4zdlWyFoMff+MP jAbAFYnR0oXRtoUXtQdw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1qQT6y-00Fpse-1R; Mon, 31 Jul 2023 13:39:00 +0000 Received: from dfw.source.kernel.org ([2604:1380:4641:c500::1]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1qQT6u-00FpXM-2G for linux-arm-kernel@lists.infradead.org; Mon, 31 Jul 2023 13:38:58 +0000 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id 99BA66115B; Mon, 31 Jul 2023 13:36:54 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 58DA0C433C7; Mon, 31 Jul 2023 13:36:47 +0000 (UTC) Date: Mon, 31 Jul 2023 19:06:37 +0530 From: Manivannan Sadhasivam To: Frank Li Cc: lorenzo.pieralisi@arm.com, bhelgaas@google.com, devicetree@vger.kernel.org, gustavo.pimentel@synopsys.com, helgaas@kernel.org, imx@lists.linux.dev, kw@linux.com, leoyang.li@nxp.com, linux-arm-kernel@lists.infradead.org, linux-imx@nxp.com, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, mani@kernel.org, minghuan.lian@nxp.com, mingkai.hu@nxp.com, robh+dt@kernel.org, roy.zang@nxp.com, shawnguo@kernel.org, zhiqiang.hou@nxp.com Subject: Re: [PATCH v5 1/2] PCI: dwc: Implement general suspend/resume functionality for L2/L3 transitionse Message-ID: <20230731133637.GC6436@thinkpad> References: <20230724215830.2253112-1-Frank.Li@nxp.com> <20230728153238.GA4719@thinkpad> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230731_063856_841212_64EF08EB X-CRM114-Status: GOOD ( 40.58 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org T24gRnJpLCBKdWwgMjgsIDIwMjMgYXQgMTE6NDk6MjhBTSAtMDQwMCwgRnJhbmsgTGkgd3JvdGU6 Cj4gT24gRnJpLCBKdWwgMjgsIDIwMjMgYXQgMDk6MDI6MzhQTSArMDUzMCwgTWFuaXZhbm5hbiBT YWRoYXNpdmFtIHdyb3RlOgo+ID4gT24gTW9uLCBKdWwgMjQsIDIwMjMgYXQgMDU6NTg6MjlQTSAt MDQwMCwgRnJhbmsgTGkgd3JvdGU6Cj4gPiA+IEludHJvZHVjZWQgaGVscGVyIGZ1bmN0aW9uIGR3 X3BjaWVfZ2V0X2x0c3NtIHRvIHJldHJpZXZlIFNNTEhfTFRTU19TVEFURS4KPiA+ID4gQWRkZWQg QVBJIHBtZV90dXJuX29mZiBhbmQgZXhpdF9mcm9tX2wyIGZvciBtYW5hZ2luZyBMMi9MMyBzdGF0 ZSB0cmFuc2l0aW9ucy4KPiA+ID4gCj4gPiA+IFR5cGljYWwgTDIgZW50cnkgd29ya2Zsb3c6Cj4g PiA+IAo+ID4gPiAxLiBUcmFuc21pdCBQTUUgdHVybiBvZmYgc2lnbmFsIHRvIFBDSSBkZXZpY2Vz IGFuZCB3YWl0IGZvciBQTUVfVG9fQWNrLgo+ID4gPiAyLiBBd2FpdCBsaW5rIGVudGVyaW5nIEwy X0lETEUgc3RhdGUuCj4gPiA+IDMuIFRyYW5zaXRpb24gUm9vdCBjb21wbGV4IHRvIEQzIHN0YXRl Lgo+ID4gPiAKPiA+ID4gVHlwaWNhbCBMMiBleGl0IHdvcmtmbG93Ogo+ID4gPiAKPiA+ID4gMS4g VHJhbnNpdGlvbiBSb290IGNvbXBsZXggdG8gRDAgc3RhdGUuCj4gPiA+IDIuIElzc3VlIGV4aXQg ZnJvbSBMMiBjb21tYW5kLgo+ID4gPiAzLiBSZWluaXRpYWxpemUgUENJIGhvc3QuCj4gPiA+IDQu IFdhaXQgZm9yIGxpbmsgdG8gYmVjb21lIGFjdGl2ZS4KPiA+ID4gCj4gPiA+IFNpZ25lZC1vZmYt Ynk6IEZyYW5rIExpIDxGcmFuay5MaUBueHAuY29tPgo+ID4gPiAtLS0KPiA+ID4gQ2hhbmdlIGZy b20gdjQgdG8gdjU6Cj4gPiA+IC0gQ2xvc2VzOiBodHRwczovL2xvcmUua2VybmVsLm9yZy9vZS1r YnVpbGQtYWxsLzIwMjMwNzIxMTkwNC56RXh3NFE4SC1sa3BAaW50ZWwuY29tLwo+ID4gPiBDaGFu Z2UgZnJvbSB2MyB0byB2NDoKPiA+ID4gLSBjaGFuZ2UgYWNjb3JkaW5nIHRvIE1hbml2YW5uYW4n cyBjb21tZW50cy4KPiA+ID4gICBJIGhvcGUgSSBoYXZlIG5vdCBtaXNzZWQgYW55dGhpbmcuIHF1 aXRlIGxvbmcgZGlzY3VzcyB0aHJlYWQKPiA+ID4gQ2hhbmdlIGZyb20gdjIgdG8gdjM6Cj4gPiA+ IC0gQmFzaWMgcmV3cml0ZSB3aG9sZSBwYXRjaCBhY2NvcmRpbmcgcm9iIGhlcnJ5IHN1Z2dlc3Rp b24uCj4gPiA+ICAgcHV0IGNvbW1vbiBmdW5jdGlvbiBpbnRvIGR3Yywgc28gbW9yZSBzb2MgY2Fu IHNoYXJlIHRoZSBzYW1lIGxvZ2ljLgo+ID4gPiAKPiA+ID4gIC4uLi9wY2kvY29udHJvbGxlci9k d2MvcGNpZS1kZXNpZ253YXJlLWhvc3QuYyB8IDk1ICsrKysrKysrKysrKysrKysrKysKPiA+ID4g IGRyaXZlcnMvcGNpL2NvbnRyb2xsZXIvZHdjL3BjaWUtZGVzaWdud2FyZS5oICB8IDI4ICsrKysr Kwo+ID4gPiAgMiBmaWxlcyBjaGFuZ2VkLCAxMjMgaW5zZXJ0aW9ucygrKQo+ID4gPiAKPiA+ID4g ZGlmZiAtLWdpdCBhL2RyaXZlcnMvcGNpL2NvbnRyb2xsZXIvZHdjL3BjaWUtZGVzaWdud2FyZS1o b3N0LmMgYi9kcml2ZXJzL3BjaS9jb250cm9sbGVyL2R3Yy9wY2llLWRlc2lnbndhcmUtaG9zdC5j Cj4gPiA+IGluZGV4IDk5NTIwNTdjODgxOS4uMDMxZTFmOWMwZDBjIDEwMDY0NAo+ID4gPiAtLS0g YS9kcml2ZXJzL3BjaS9jb250cm9sbGVyL2R3Yy9wY2llLWRlc2lnbndhcmUtaG9zdC5jCj4gPiA+ ICsrKyBiL2RyaXZlcnMvcGNpL2NvbnRyb2xsZXIvZHdjL3BjaWUtZGVzaWdud2FyZS1ob3N0LmMK PiA+ID4gQEAgLTgsNiArOCw3IEBACj4gPiA+ICAgKiBBdXRob3I6IEppbmdvbyBIYW4gPGpnMS5o YW5Ac2Ftc3VuZy5jb20+Cj4gPiA+ICAgKi8KPiA+ID4gIAo+ID4gPiArI2luY2x1ZGUgPGxpbnV4 L2lvcG9sbC5oPgo+ID4gPiAgI2luY2x1ZGUgPGxpbnV4L2lycWNoaXAvY2hhaW5lZF9pcnEuaD4K PiA+ID4gICNpbmNsdWRlIDxsaW51eC9pcnFkb21haW4uaD4KPiA+ID4gICNpbmNsdWRlIDxsaW51 eC9tc2kuaD4KPiA+ID4gQEAgLTgwNywzICs4MDgsOTcgQEAgaW50IGR3X3BjaWVfc2V0dXBfcmMo c3RydWN0IGR3X3BjaWVfcnAgKnBwKQo+ID4gPiAgCXJldHVybiAwOwo+ID4gPiAgfQo+ID4gPiAg RVhQT1JUX1NZTUJPTF9HUEwoZHdfcGNpZV9zZXR1cF9yYyk7Cj4gPiA+ICsKPiA+ID4gKy8qCj4g PiA+ICsgKiBUaGlzIHJlc2VtYmxlIHRoZSBwY2lfc2V0X3Bvd2VyX3N0YXRlKCkgaW50ZXJmYWNl cywgYnV0IHRoZXNlIGFyZSBmb3IKPiA+IAo+ID4gcy9pbnRlcmZhY2VzL0FQSQo+ID4gcy90aGVz ZSBhcmUvdGhpcyBpcwo+ID4gCj4gPiA+ICsgKiBjb25maWd1cmluZyBob3N0IGNvbnRyb2xsZXJz LCB3aGljaCBhcmUgYnJpZGdlcyAqdG8qIFBDSSBkZXZpY2VzIGJ1dAo+ID4gPiArICogYXJlIG5v dCBQQ0kgZGV2aWNlcyB0aGVtc2VsdmVzLgo+ID4gPiArICovCj4gPiA+ICtzdGF0aWMgdm9pZCBk d19wY2llX3NldF9kc3RhdGUoc3RydWN0IGR3X3BjaWUgKnBjaSwgcGNpX3Bvd2VyX3QgZHN0YXRl KQo+ID4gPiArewo+ID4gPiArCXU4IG9mZnNldCA9IGR3X3BjaWVfZmluZF9jYXBhYmlsaXR5KHBj aSwgUENJX0NBUF9JRF9QTSk7Cj4gPiA+ICsJdTE2IHZhbDsKPiA+ID4gKwo+ID4gPiArCXZhbCA9 IGR3X3BjaWVfcmVhZHdfZGJpKHBjaSwgb2Zmc2V0ICsgUENJX1BNX0NUUkwpOwo+ID4gPiArCXZh bCAmPSB+UENJX1BNX0NUUkxfU1RBVEVfTUFTSzsKPiA+ID4gKwl2YWwgfD0gKCh1MTYgX19mb3Jj ZSlkc3RhdGUpICYgUENJX1BNX0NUUkxfU1RBVEVfTUFTSzsKPiA+IAo+ID4gV2h5IGNhbid0IGp1 c3QsCj4gPiAKPiA+IHZhbCB8PSBkc3RhdGU7Cj4gCj4gZml4ZWQgYSBidWlsZCB3YXJuaW5nLgo+ IAo+IENsb3NlczogaHR0cHM6Ly9sb3JlLmtlcm5lbC5vcmcvb2Uta2J1aWxkLWFsbC8yMDIzMDcy MTE5MDQuekV4dzRROEgtbGtwQGludGVsLmNvbS8KPiAKCkFoIG9rLiBNaXNzZWQgdGhpcyByZXBv cnQuIEJ1dCBzdGlsbCB5b3UgY2FuIGdldCByaWQgb2YgdGhlIG1hc2sgcGFydC4KCj4gPiAKPiA+ ID4gKwlkd19wY2llX3dyaXRld19kYmkocGNpLCBvZmZzZXQgKyBQQ0lfUE1fQ1RSTCwgdmFsKTsK PiA+ID4gK30KPiA+ID4gKwo+ID4gPiAraW50IGR3X3BjaWVfc3VzcGVuZF9ub2lycShzdHJ1Y3Qg ZHdfcGNpZSAqcGNpKQo+ID4gPiArewo+ID4gPiArCXU4IG9mZnNldDsKPiA+ID4gKwl1MzIgdmFs Owo+ID4gPiArCWludCByZXQ7Cj4gPiA+ICsKPiA+ID4gKwlvZmZzZXQgPSBkd19wY2llX2ZpbmRf Y2FwYWJpbGl0eShwY2ksIFBDSV9DQVBfSURfRVhQKTsKPiA+IAo+ID4gSnVzdCBhc3NpZ24gdGhp cyBkdXJpbmcgdmFyaWFibGUgZGVmaW5pdGlvbiBpdHNlbGYuLgo+IAo+IERvIHlvdSBtZWFucz8K PiAJdTggb2Zmc2V0ID0gZHdfcGNpZV9maW5kX2NhcGFiaWxpdHkocGNpLCBQQ0lfQ0FQX0lEX0VY UCk7CgpZZXMhCgo+ID4gCj4gPiA+ICsJLyoKPiA+ID4gKwkgKiBJZiBMMS4xXEwxLjIgZW5hYmxl LCBkZXZpY2VzIChzdWNoIGFzIE5WTUUpIHdhbnQgc2hvcnQKPiA+ID4gKwkgKiByZXN1bWUgbGF0 ZW5jeSwgY29udHJvbGxlciB3aWxsIG5vdCBlbnRlciBMMgo+ID4gCj4gPiAiSWYgTDFTUyBpcyBz dXBwb3J0ZWQsIHRoZW4gZG8gbm90IHB1dCB0aGUgbGluayBpbnRvIEwyIGFzIHNvbWUgZGV2aWNl cyBzdWNoIGFzCj4gPiBOVk1lIGV4cGVjdCBsb3cgcmVzdW1lIGxhdGVuY3kuIgo+ID4gCj4gPiA+ ICsJICovCj4gPiA+ICsJaWYgKGR3X3BjaWVfcmVhZHdfZGJpKHBjaSwgb2Zmc2V0ICsgUENJX0VY UF9MTktDVEwpICYgUENJX0VYUF9MTktDVExfQVNQTV9MMSkKPiA+ID4gKwkJcmV0dXJuIDA7Cj4g PiA+ICsKPiA+ID4gKwlpZiAoZHdfcGNpZV9nZXRfbHRzc20ocGNpKSA8PSBEV19QQ0lFX0xUU1NN X0RFVEVDVF9BQ1QpCj4gPiA+ICsJCXJldHVybiAwOwo+ID4gPiArCj4gPiA+ICsJaWYgKCFwY2kt PnBwLm9wcy0+cG1lX3R1cm5fb2ZmKQo+ID4gPiArCQlyZXR1cm4gLUVJTlZBTDsKPiA+IAo+ID4g Q2FuIHlvdSBqdXN0IHJldHVybiAwIGluc3RlYWQgb2YgZmFpbGluZz8gQXMgcGVyIG15IGNvbW1l bnQgYmVsb3csIGlmIHlvdSBtb3ZlCj4gPiB0aGUgRC1zdGF0ZSBjaGFuZ2UgYmVmb3JlIHRoaXMg Y2FsbGJhY2ssIHRoZW4gdGhpcyB3b24ndCBiZSBhIGhhcmQgcmVxdWlyZW1lbnQuCj4gPiAKPiA+ ID4gKwo+ID4gPiArCXBjaS0+cHAub3BzLT5wbWVfdHVybl9vZmYoJnBjaS0+cHApOwo+ID4gPiAr Cj4gPiA+ICsJLyoKPiA+ID4gKwkgKiBQQ0kgRXhwcmVzcyBCYXNlIFNwZWNpZmljYXRpb24gUmV2 IDQuMAo+ID4gPiArCSAqIDUuMy4zLjIuMSBQTUUgU3luY2hyb25pemF0aW9uCj4gPiA+ICsJICog UmVjb21tYW5kIDFtcyB0byAxMG1zIHRpbWVvdXQgdG8gY2hlY2sgTDIgcmVhZHkKPiA+IAo+ID4g IlJlY29tbWVuZHMiCj4gPiAKPiA+IFBsZWFzZSB1c2UgZnVsbCA4MCBjb2x1bW5zIGZvciBjb21t ZW50cy4KPiA+IAo+ID4gPiArCSAqLwo+ID4gPiArCXJldCA9IHJlYWRfcG9sbF90aW1lb3V0KGR3 X3BjaWVfZ2V0X2x0c3NtLCB2YWwsIHZhbCA9PSBEV19QQ0lFX0xUU1NNX0wyX0lETEUsCj4gPiA+ ICsJCQkJMTAwLCAxMDAwMCwgZmFsc2UsIHBjaSk7Cj4gPiA+ICsJaWYgKHJldCkgewo+ID4gPiAr CQlkZXZfZXJyKHBjaS0+ZGV2LCAiUENJZSBsaW5rIGVudGVyIEwyIHRpbWVvdXQhIGx0c3NtID0g MHgleFxuIiwgdmFsKTsKPiA+IAo+ID4gIlRpbWVvdXQgd2FpdGluZyBmb3IgTDIgZW50cnkhIExU U1NNOiAweCV4XG4iCj4gPiAKPiA+ID4gKwkJcmV0dXJuIHJldDsKPiA+ID4gKwl9Cj4gPiA+ICsK PiA+ID4gKwlkd19wY2llX3NldF9kc3RhdGUocGNpLCBQQ0lfRDNob3QpOwo+ID4gCj4gPiBUaGlz IHNob3VsZCBiZSBkb25lIGJlZm9yZSBpbml0aWF0aW5nIEwyIGVudHJ5IGFzIHBlcgo+ID4gUENJ X0V4cHJlc3NfQmFzZV9TcGVjaWZpY2F0aW9uIDMuMCwgc2VjdGlvbiA1LjIuCj4gCj4gVGhpcyBp cyBmb3Igcm9vdCBjb21wbGV4IGJyaWRnZSwgYWZ0ZXIgUENJIGRldmljZSBhbmQgbGluayB0byBM MiwKPiBQQ0kgSG9zdCBjYW4gYmUgZW50ZXIgbG93ZXIgcG93ZXIgc3RhdGUsIEkgdGhpbmsgaXQg aXMganVzdAo+IGJvcnJvdyAnRDMgc3RhdGUnIGZyb20gUENJLgo+IAoKVGhpcyBpcyBjb25mdXNp bmcgbm93LiBXaGF0IGlzIHRoZSBiZWhhdmlvciBpZiB0aGUgcm9vdCBjb21wbGV4IGNoYW5nZXMg RC1zdGF0ZQpidXQgdGhlIGRldmljZSBkcml2ZXIgZXhwZWN0cyBhIGRpZmZlcmVudCBvbmU/IEZv ciBpbnN0YW5jZSwgZHVyaW5nIHN1c3BlbmQsIHRoZQpOVk1lIGRyaXZlciBleHBlY3RzIHRoZSBE LXN0YXRlIHRvIGJlIEQwIG9ubHkgWzFdIG5vdCB0byBiZSBjaGFuZ2VkIGJ5IHRoZSBQQ0kKY29y ZS4gVGhpcyBtaWdodCBhcHBseSB0byBvdGhlciBkcml2ZXJzIGFzIHdlbGwuCgpCZXR0ZXIgdG8g bGVhdmUgdGhlIEQtc3RhdGUgY2hhbmdlIHRvIFBDSSBjb3JlIGl0c2VsZi4KCi0gTWFuaQoKWzFd IGh0dHBzOi8vZ2l0Lmtlcm5lbC5vcmcvcHViL3NjbS9saW51eC9rZXJuZWwvZ2l0L3RvcnZhbGRz L2xpbnV4LmdpdC90cmVlL2RyaXZlcnMvbnZtZS9ob3N0L3BjaS5jI24zMjE4Cgo+ID4gCj4gPiA+ ICsKPiA+ID4gKwlwY2ktPnN1c3BlbmRlZCA9IHRydWU7Cj4gPiA+ICsKPiA+ID4gKwlyZXR1cm4g cmV0Owo+ID4gPiArfQo+ID4gPiArRVhQT1JUX1NZTUJPTF9HUEwoZHdfcGNpZV9zdXNwZW5kX25v aXJxKTsKPiA+ID4gKwo+ID4gPiAraW50IGR3X3BjaWVfcmVzdW1lX25vaXJxKHN0cnVjdCBkd19w Y2llICpwY2kpCj4gPiA+ICt7Cj4gPiA+ICsJaW50IHJldDsKPiA+ID4gKwo+ID4gPiArCWlmICgh cGNpLT5zdXNwZW5kZWQpCj4gPiA+ICsJCXJldHVybiAwOwo+ID4gPiArCj4gPiA+ICsJcGNpLT5z dXNwZW5kZWQgPSBmYWxzZTsKPiA+ID4gKwo+ID4gPiArCWR3X3BjaWVfc2V0X2RzdGF0ZShwY2ks IFBDSV9EMCk7Cj4gPiA+ICsKPiA+ID4gKwlpZiAoIXBjaS0+cHAub3BzLT5leGl0X2Zyb21fbDIp Cj4gPiA+ICsJCXJldHVybiAtRUlOVkFMOwo+ID4gCj4gPiBTYW1lIGNvbW1lbnQgYXMgYWJvdmUu Cj4gPiAKPiA+ID4gKwo+ID4gPiArCXBjaS0+cHAub3BzLT5leGl0X2Zyb21fbDIoJnBjaS0+cHAp Owo+ID4gPiArCj4gPiA+ICsJcmV0ID0gcGNpLT5wcC5vcHMtPmhvc3RfaW5pdCgmcGNpLT5wcCk7 Cj4gPiAKPiA+IEkgZG9uJ3Qgc2VlIG1hdGNoaW5nIGhvc3RfZGVpbml0KCkgaW4gc3VzcGVuZC4K PiA+IAo+ID4gLSBNYW5pCj4gPiAKPiA+ID4gKwlpZiAocmV0KSB7Cj4gPiA+ICsJCWRldl9lcnIo cGNpLT5kZXYsICJIb3N0IGluaXQgZmFpbGVkISByZXQgPSAweCV4XG4iLCByZXQpOwo+ID4gPiAr CQlyZXR1cm4gcmV0Owo+ID4gPiArCX0KPiA+ID4gKwo+ID4gPiArCWR3X3BjaWVfc2V0dXBfcmMo JnBjaS0+cHApOwo+ID4gPiArCj4gPiA+ICsJcmV0ID0gZHdfcGNpZV9zdGFydF9saW5rKHBjaSk7 Cj4gPiA+ICsJaWYgKHJldCkKPiA+ID4gKwkJcmV0dXJuIHJldDsKPiA+ID4gKwo+ID4gPiArCXJl dCA9IGR3X3BjaWVfd2FpdF9mb3JfbGluayhwY2kpOwo+ID4gPiArCWlmIChyZXQpCj4gPiA+ICsJ CXJldHVybiByZXQ7Cj4gPiA+ICsKPiA+ID4gKwlyZXR1cm4gcmV0Owo+ID4gPiArfQo+ID4gPiAr RVhQT1JUX1NZTUJPTF9HUEwoZHdfcGNpZV9yZXN1bWVfbm9pcnEpOwo+ID4gPiBkaWZmIC0tZ2l0 IGEvZHJpdmVycy9wY2kvY29udHJvbGxlci9kd2MvcGNpZS1kZXNpZ253YXJlLmggYi9kcml2ZXJz L3BjaS9jb250cm9sbGVyL2R3Yy9wY2llLWRlc2lnbndhcmUuaAo+ID4gPiBpbmRleCA3OTcxM2Nl MDc1Y2MuLmVmZmIwN2E1MDZlNCAxMDA2NDQKPiA+ID4gLS0tIGEvZHJpdmVycy9wY2kvY29udHJv bGxlci9kd2MvcGNpZS1kZXNpZ253YXJlLmgKPiA+ID4gKysrIGIvZHJpdmVycy9wY2kvY29udHJv bGxlci9kd2MvcGNpZS1kZXNpZ253YXJlLmgKPiA+ID4gQEAgLTI4OCwxMCArMjg4LDIxIEBAIGVu dW0gZHdfcGNpZV9jb3JlX3JzdCB7Cj4gPiA+ICAJRFdfUENJRV9OVU1fQ09SRV9SU1RTCj4gPiA+ ICB9Owo+ID4gPiAgCj4gPiA+ICtlbnVtIGR3X3BjaWVfbHRzc20gewo+ID4gPiArCURXX1BDSUVf TFRTU01fVU5LTk9XTiA9IDB4RkZGRkZGRkYsCj4gPiA+ICsJLyogTmVlZCBhbGlnbiBQQ0lFX1BP UlRfREVCVUcwIGJpdDA6NSAqLwo+ID4gCj4gPiAiTmVlZCB0byBhbGlnbiB3aXRoIFBDSUVfUE9S VF9ERUJVRzAgYml0cyAwOjUiLgo+ID4gCj4gPiAtIE1hbmkKPiA+IAo+ID4gPiArCURXX1BDSUVf TFRTU01fREVURUNUX1FVSUVUID0gMHgwLAo+ID4gPiArCURXX1BDSUVfTFRTU01fREVURUNUX0FD VCA9IDB4MSwKPiA+ID4gKwlEV19QQ0lFX0xUU1NNX0wwID0gMHgxMSwKPiA+ID4gKwlEV19QQ0lF X0xUU1NNX0wyX0lETEUgPSAweDE1LAo+ID4gPiArfTsKPiA+ID4gKwo+ID4gPiAgc3RydWN0IGR3 X3BjaWVfaG9zdF9vcHMgewo+ID4gPiAgCWludCAoKmhvc3RfaW5pdCkoc3RydWN0IGR3X3BjaWVf cnAgKnBwKTsKPiA+ID4gIAl2b2lkICgqaG9zdF9kZWluaXQpKHN0cnVjdCBkd19wY2llX3JwICpw cCk7Cj4gPiA+ICAJaW50ICgqbXNpX2hvc3RfaW5pdCkoc3RydWN0IGR3X3BjaWVfcnAgKnBwKTsK PiA+ID4gKwl2b2lkICgqcG1lX3R1cm5fb2ZmKShzdHJ1Y3QgZHdfcGNpZV9ycCAqcHApOwo+ID4g PiArCXZvaWQgKCpleGl0X2Zyb21fbDIpKHN0cnVjdCBkd19wY2llX3JwICpwcCk7Cj4gPiA+ICB9 Owo+ID4gPiAgCj4gPiA+ICBzdHJ1Y3QgZHdfcGNpZV9ycCB7Cj4gPiA+IEBAIC0zNjQsNiArMzc1 LDcgQEAgc3RydWN0IGR3X3BjaWVfb3BzIHsKPiA+ID4gIAl2b2lkICAgICgqd3JpdGVfZGJpMiko c3RydWN0IGR3X3BjaWUgKnBjaWUsIHZvaWQgX19pb21lbSAqYmFzZSwgdTMyIHJlZywKPiA+ID4g IAkJCSAgICAgIHNpemVfdCBzaXplLCB1MzIgdmFsKTsKPiA+ID4gIAlpbnQJKCpsaW5rX3VwKShz dHJ1Y3QgZHdfcGNpZSAqcGNpZSk7Cj4gPiA+ICsJZW51bSBkd19wY2llX2x0c3NtICgqZ2V0X2x0 c3NtKShzdHJ1Y3QgZHdfcGNpZSAqcGNpZSk7Cj4gPiA+ICAJaW50CSgqc3RhcnRfbGluaykoc3Ry dWN0IGR3X3BjaWUgKnBjaWUpOwo+ID4gPiAgCXZvaWQJKCpzdG9wX2xpbmspKHN0cnVjdCBkd19w Y2llICpwY2llKTsKPiA+ID4gIH07Cj4gPiA+IEBAIC0zOTMsNiArNDA1LDcgQEAgc3RydWN0IGR3 X3BjaWUgewo+ID4gPiAgCXN0cnVjdCByZXNldF9jb250cm9sX2J1bGtfZGF0YQlhcHBfcnN0c1tE V19QQ0lFX05VTV9BUFBfUlNUU107Cj4gPiA+ICAJc3RydWN0IHJlc2V0X2NvbnRyb2xfYnVsa19k YXRhCWNvcmVfcnN0c1tEV19QQ0lFX05VTV9DT1JFX1JTVFNdOwo+ID4gPiAgCXN0cnVjdCBncGlv X2Rlc2MJCSpwZV9yc3Q7Cj4gPiA+ICsJYm9vbAkJCXN1c3BlbmRlZDsKPiA+ID4gIH07Cj4gPiA+ ICAKPiA+ID4gICNkZWZpbmUgdG9fZHdfcGNpZV9mcm9tX3BwKHBvcnQpIGNvbnRhaW5lcl9vZigo cG9ydCksIHN0cnVjdCBkd19wY2llLCBwcCkKPiA+ID4gQEAgLTQzMCw2ICs0NDMsOSBAQCB2b2lk IGR3X3BjaWVfaWF0dV9kZXRlY3Qoc3RydWN0IGR3X3BjaWUgKnBjaSk7Cj4gPiA+ICBpbnQgZHdf cGNpZV9lZG1hX2RldGVjdChzdHJ1Y3QgZHdfcGNpZSAqcGNpKTsKPiA+ID4gIHZvaWQgZHdfcGNp ZV9lZG1hX3JlbW92ZShzdHJ1Y3QgZHdfcGNpZSAqcGNpKTsKPiA+ID4gIAo+ID4gPiAraW50IGR3 X3BjaWVfc3VzcGVuZF9ub2lycShzdHJ1Y3QgZHdfcGNpZSAqcGNpKTsKPiA+ID4gK2ludCBkd19w Y2llX3Jlc3VtZV9ub2lycShzdHJ1Y3QgZHdfcGNpZSAqcGNpKTsKPiA+ID4gKwo+ID4gPiAgc3Rh dGljIGlubGluZSB2b2lkIGR3X3BjaWVfd3JpdGVsX2RiaShzdHJ1Y3QgZHdfcGNpZSAqcGNpLCB1 MzIgcmVnLCB1MzIgdmFsKQo+ID4gPiAgewo+ID4gPiAgCWR3X3BjaWVfd3JpdGVfZGJpKHBjaSwg cmVnLCAweDQsIHZhbCk7Cj4gPiA+IEBAIC01MDEsNiArNTE3LDE4IEBAIHN0YXRpYyBpbmxpbmUg dm9pZCBkd19wY2llX3N0b3BfbGluayhzdHJ1Y3QgZHdfcGNpZSAqcGNpKQo+ID4gPiAgCQlwY2kt Pm9wcy0+c3RvcF9saW5rKHBjaSk7Cj4gPiA+ICB9Cj4gPiA+ICAKPiA+ID4gK3N0YXRpYyBpbmxp bmUgZW51bSBkd19wY2llX2x0c3NtIGR3X3BjaWVfZ2V0X2x0c3NtKHN0cnVjdCBkd19wY2llICpw Y2kpCj4gPiA+ICt7Cj4gPiA+ICsJdTMyIHZhbDsKPiA+ID4gKwo+ID4gPiArCWlmIChwY2ktPm9w cyAmJiBwY2ktPm9wcy0+Z2V0X2x0c3NtKQo+ID4gPiArCQlyZXR1cm4gcGNpLT5vcHMtPmdldF9s dHNzbShwY2kpOwo+ID4gPiArCj4gPiA+ICsJdmFsID0gZHdfcGNpZV9yZWFkbF9kYmkocGNpLCBQ Q0lFX1BPUlRfREVCVUcwKTsKPiA+ID4gKwo+ID4gPiArCXJldHVybiAoZW51bSBkd19wY2llX2x0 c3NtKUZJRUxEX0dFVChQT1JUX0xPR0lDX0xUU1NNX1NUQVRFX01BU0ssIHZhbCk7Cj4gPiA+ICt9 Cj4gPiA+ICsKPiA+ID4gICNpZmRlZiBDT05GSUdfUENJRV9EV19IT1NUCj4gPiA+ICBpcnFyZXR1 cm5fdCBkd19oYW5kbGVfbXNpX2lycShzdHJ1Y3QgZHdfcGNpZV9ycCAqcHApOwo+ID4gPiAgaW50 IGR3X3BjaWVfc2V0dXBfcmMoc3RydWN0IGR3X3BjaWVfcnAgKnBwKTsKPiA+ID4gLS0gCj4gPiA+ IDIuMzQuMQo+ID4gPiAKPiA+IAo+ID4gLS0gCj4gPiDgrq7grqPgrr/grrXgrqPgr43grqPgrqng r40g4K6a4K6k4K6+4K6a4K6/4K614K6u4K+NCgotLSAK4K6u4K6j4K6/4K614K6j4K+N4K6j4K6p 4K+NIOCumuCupOCuvuCumuCuv+CuteCuruCvjQoKX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX18KbGludXgtYXJtLWtlcm5lbCBtYWlsaW5nIGxpc3QKbGludXgt YXJtLWtlcm5lbEBsaXN0cy5pbmZyYWRlYWQub3JnCmh0dHA6Ly9saXN0cy5pbmZyYWRlYWQub3Jn L21haWxtYW4vbGlzdGluZm8vbGludXgtYXJtLWtlcm5lbAo=