From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id E1EDDCE79D1 for ; Wed, 20 Sep 2023 13:52:03 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=dFtGRMeSlXpAJb4f4pje7WSuWC4yVO791VG29Zz+DwM=; b=LR+dbaVuyXCxAJ Gy75kHEmtV3RcyxwYA0qc0aDeJXFBg5ljZVJTXctez8qjsSDz5Kwm3dp1RpoV/TOCbj4GTH3YZedh ERZMeavGfmwEVGBIK9IvYPa/g3YzHSCpqSgRqknA2ih2l+sMRA55Tl96ZpdBrMwZp5u2AYBns0oU6 jD4fqo2wDrCeKVLz0TEReQsBz/sGOGV6a9jRneC1ypTf3p4BaoOFgA0ND8NDcBmYBVerZCIzkMws2 ngp76pmZoSo/r+IV/e4LqxD2f48AER6WJh39L/QCo0cV2o5Us4JzZmX5/8vtHD1fxPt+CNGKJ1k8c 9n0bbpG06aMrCkpp228A==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1qixcD-003EQu-0V; Wed, 20 Sep 2023 13:51:41 +0000 Received: from ams.source.kernel.org ([2604:1380:4601:e00::1]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1qixc8-003EPW-1w for linux-arm-kernel@lists.infradead.org; Wed, 20 Sep 2023 13:51:39 +0000 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id C18C9B81B8B; Wed, 20 Sep 2023 13:51:34 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id B5521C433C9; Wed, 20 Sep 2023 13:51:28 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1695217893; bh=oSMyNiDXoJuUyoWUNdQBoEB5PwVFvLx/yDJhCLzbTdk=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=Sk2ITEn0e05fqviKABjiBpNFK6jpvIXideMqubJnAG9WVgjngBLQqf2Ru2E1GElS3 c27BMC/VmcX7p/epzSb5K6V2RwHdyRxxOTRC3o2zAW+Tuniqnuv0K+ZO/PnWEOWp6I 8u8Y71oj4ozl7Xdr3K3YUqtSSGwOn3NvrfLum11xyONpYcs64LKNU6QCU4/n+SwCTM vElm2d7vvfh+epAAimGRToyr5HR8aYzYoZC7Yia8qhxBKsryb7SA78W3M3e+8QIym4 DQBY0NYxXjT6KqMkPaPithOx62HPs7EYUcX4ssbtySGd713/YTcnjrogR8v8yX0zoS 8mUmelV8tzi7w== Date: Wed, 20 Sep 2023 15:51:25 +0200 From: Shawn Guo To: James Hilliard Cc: devicetree@vger.kernel.org, Pierluigi Passaro , Fabio Estevam , Gregory CLEMENT , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sascha Hauer , Pengutronix Kernel Team , NXP Linux Team , Marek Vasut , Stefan Wahren , Frieder Schrempf , Andreas Kemnade , Christoph Niedermaier , Marcel Ziswiler , Li Yang , linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: Re: [PATCH v8 2/3] ARM: dts: imx6qdl: Add Variscite VAR-SOM-MX6 SoM support Message-ID: <20230920135124.GE11740@T480> References: <20230811072009.55400-1-james.hilliard1@gmail.com> <20230811072009.55400-2-james.hilliard1@gmail.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20230811072009.55400-2-james.hilliard1@gmail.com> User-Agent: Mutt/1.9.4 (2018-02-28) X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230920_065136_920602_E9FF7111 X-CRM114-Status: GOOD ( 24.79 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org T24gRnJpLCBBdWcgMTEsIDIwMjMgYXQgMDE6MjA6MDVBTSAtMDYwMCwgSmFtZXMgSGlsbGlhcmQg d3JvdGU6Cj4gVGhpcyBwYXRjaCBhZGRzIHN1cHBvcnQgZm9yIHRoZSBWYXJpc2NpdGUgVkFSX1NP TS1NWDYgU29NIHdpdGggOgo+IC0gaS5NWDYgUXVhZCBvciBEdWFsIExpdGUgU29DCj4gLSAyNTYg 4oCTIDQwOTYgTUIgRERSMwo+IC0gNC02NCBHQiBlTU1DCj4gLSAxMjgg4oCTIDEwMjQgTUIgU0xD IE5BTkQKPiAtIENhbWVyYSBJbnRlcmZhY2UKPiAtIEhETUkrQ0VDIGludGVyZmFjZQo+IC0gTFZE UyAvIERTSSAvIFBhcmFsbGVsIFJHQiBpbnRlcmZhY2VzCj4gLSBFdGhlcm5ldCBSR01JSSBpbnRl cmZhY2UKPiAtIE9uLVNvTSBXaS1GaS9CbHVldG9vdGggd2l0aCBXaUxpbmsgd2wxODN4IFNESU8g TW9kdWxlCj4gLSBTRC9NTUMvU0RJTyBpbnRlcmZhY2UKPiAtIFVTQiBIb3N0ICsgVVNCIE9URyBp bnRlcmZhY2UKPiAtIEkyQyBpbnRlcmZhY2VzCj4gLSBTUEkgaW50ZXJmYWNlcwo+IC0gUENJLUV4 cHJlc3MgMi4wIGludGVyZmFjZQo+IC0gb24tU29NIEF1ZGlvIENvZGVjIHdpdGggSFAvTGluZS1J biBpbnRlcmZhY2VzICsgRE1JQyBpbnRlcmZhY2UKPiAtIERpZ2l0YWwgQXVkaW8gaW50ZXJmYWNl Cj4gLSBTL1BESUYgaW50ZXJmYWNlCj4gCj4gUHJvZHVjdCB3ZWJzaXRlIDogaHR0cHM6Ly93d3cu dmFyaXNjaXRlLmNvbS9wcm9kdWN0L3N5c3RlbS1vbi1tb2R1bGUtc29tL2NvcnRleC1hOS92YXIt c29tLW14Ni1jcHUtZnJlZXNjYWxlLWlteDYvCj4gCj4gU3VwcG9ydCBpcyBoYW5kbGVkIHdpdGgg YSBTb00tY2VudHJpYyBkdHNpIGV4cG9ydGluZyB0aGUgZGVmYXVsdCBpbnRlcmZhY2VzCj4gYWxv bmcgdGhlIGRlZmF1bHQgcGlubXV4aW5nIHRvIGJlIGVuYWJsZWQgYnkgdGhlIGJvYXJkIGR0cyBm aWxlLgo+IAo+IFRoaXMgZmlsZSBpcyBiYXNlZCBvbiB0aGUgb25lIHByb3ZpZGVkIGJ5IFZhcmlz Y2l0ZSBvbiB0aGVpciBvd24KPiBrZXJuZWwsIGJ1dCBhZGFwdGVkIGZvciBtYWlubGluZS4KPiAK PiBDYzogUGllcmx1aWdpIFBhc3Nhcm8gPHBpZXJsdWlnaS5wQHZhcmlzY2l0ZS5jb20+Cj4gUmV2 aWV3ZWQtYnk6IEZhYmlvIEVzdGV2YW0gPGZlc3RldmFtQGdtYWlsLmNvbT4KPiBTaWduZWQtb2Zm LWJ5OiBHcmVnb3J5IENMRU1FTlQgPGdyZWdvcnkuY2xlbWVudEBib290bGluLmNvbT4KPiBTaWdu ZWQtb2ZmLWJ5OiBKYW1lcyBIaWxsaWFyZCA8amFtZXMuaGlsbGlhcmQxQGdtYWlsLmNvbT4KPiAt LS0KPiAgLi4uL2FybS9ib290L2R0cy9ueHAvaW14L2lteDZxZGwtdmFyLXNvbS5kdHNpIHwgNTg5 ICsrKysrKysrKysrKysrKysrKwo+ICAxIGZpbGUgY2hhbmdlZCwgNTg5IGluc2VydGlvbnMoKykK PiAgY3JlYXRlIG1vZGUgMTAwNjQ0IGFyY2gvYXJtL2Jvb3QvZHRzL254cC9pbXgvaW14NnFkbC12 YXItc29tLmR0c2kKPiAKPiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm0vYm9vdC9kdHMvbnhwL2lteC9p bXg2cWRsLXZhci1zb20uZHRzaSBiL2FyY2gvYXJtL2Jvb3QvZHRzL254cC9pbXgvaW14NnFkbC12 YXItc29tLmR0c2kKPiBuZXcgZmlsZSBtb2RlIDEwMDY0NAo+IGluZGV4IDAwMDAwMDAwMDAwMC4u NWJkZGUyMGMxZTg4Cj4gLS0tIC9kZXYvbnVsbAo+ICsrKyBiL2FyY2gvYXJtL2Jvb3QvZHRzL254 cC9pbXgvaW14NnFkbC12YXItc29tLmR0c2kKPiBAQCAtMCwwICsxLDU4OSBAQAo+ICsvLyBTUERY LUxpY2Vuc2UtSWRlbnRpZmllcjogR1BMLTIuMCsKPiArLyoKPiArICogU3VwcG9ydCBmb3IgVmFy aXNjaXRlIFZBUi1TT00tTVg2IE1vZHVsZQo+ICsgKgo+ICsgKiBDb3B5cmlnaHQgMjAxMSBMaW5h cm8gTHRkLgo+ICsgKiBDb3B5cmlnaHQgMjAxMiBGcmVlc2NhbGUgU2VtaWNvbmR1Y3RvciwgSW5j Lgo+ICsgKiBDb3B5cmlnaHQgKEMpIDIwMTQtMjAxNiBWYXJpc2NpdGUsIEx0ZC4KPiArICogQXV0 aG9yOiBEb25pbyBSb24gPHJvbi5kQHZhcmlzY2l0ZS5jb20+Cj4gKyAqIENvcHlyaWdodCAyMDIy IEJvb3RsaW4KPiArICovCj4gKwo+ICsvZHRzLXYxLzsKPiArCj4gKyNpbmNsdWRlICJpbXg2cS5k dHNpIgo+ICsjaW5jbHVkZSA8ZHQtYmluZGluZ3MvY2xvY2svaW14NnFkbC1jbG9jay5oPgo+ICsj aW5jbHVkZSA8ZHQtYmluZGluZ3MvZ3Bpby9ncGlvLmg+Cj4gKyNpbmNsdWRlIDxkdC1iaW5kaW5n cy9zb3VuZC9mc2wtaW14LWF1ZG11eC5oPgo+ICsKPiArLyB7Cj4gKwltb2RlbCA9ICJWYXJpc2Np dGUgVkFSLVNPTS1NWDYgbW9kdWxlIjsKPiArCWNvbXBhdGlibGUgPSAidmFyaXNjaXRlLHZhci1z b20taW14NnEiLCAiZnNsLGlteDZxIjsKPiArCj4gKwljaG9zZW4gewo+ICsJCXN0ZG91dC1wYXRo ID0gJnVhcnQxOwo+ICsJfTsKPiArCj4gKwltZW1vcnlAMTAwMDAwMDAgewo+ICsJCWRldmljZV90 eXBlID0gIm1lbW9yeSI7Cj4gKwkJcmVnID0gPDB4MTAwMDAwMDAgMHg0MDAwMDAwMD47Cj4gKwl9 Owo+ICsKPiArCXJlZ191c2Jfb3RnX3ZidXM6IHJlZ3VsYXRvci11c2Itb3RnLXZidXMgewo+ICsJ CWNvbXBhdGlibGUgPSAicmVndWxhdG9yLWZpeGVkIjsKPiArCQlyZWd1bGF0b3ItbmFtZSA9ICJ1 c2Jfb3RnX3ZidXMiOwo+ICsJCXJlZ3VsYXRvci1taW4tbWljcm92b2x0ID0gPDUwMDAwMDA+Owo+ ICsJCXJlZ3VsYXRvci1tYXgtbWljcm92b2x0ID0gPDUwMDAwMDA+Owo+ICsJfTsKPiArCj4gKwly ZWdfdXNiX2gxX3ZidXM6IHJlZ3VsYXRvci11c2ItaDEtdmJ1ZCB7Cj4gKwkJY29tcGF0aWJsZSA9 ICJyZWd1bGF0b3ItZml4ZWQiOwo+ICsJCXJlZ3VsYXRvci1uYW1lID0gInVzYl9oMV92YnVzIjsK PiArCQlyZWd1bGF0b3ItbWluLW1pY3Jvdm9sdCA9IDw1MDAwMDAwPjsKPiArCQlyZWd1bGF0b3It bWF4LW1pY3Jvdm9sdCA9IDw1MDAwMDAwPjsKPiArCX07Cj4gKwo+ICsJcmVnXzFwOHY6IHJlZ3Vs YXRvci0xcDh2IHsKPiArCQljb21wYXRpYmxlID0gInJlZ3VsYXRvci1maXhlZCI7Cj4gKwkJcmVn dWxhdG9yLW5hbWUgPSAiMVA4ViI7Cj4gKwkJcmVndWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8MTgw MDAwMD47Cj4gKwkJcmVndWxhdG9yLW1heC1taWNyb3ZvbHQgPSA8MTgwMDAwMD47Cj4gKwkJcmVn dWxhdG9yLWFsd2F5cy1vbjsKPiArCX07Cj4gKwo+ICsJcmVnXzNwM3Y6IHJlZ3VsYXRvci0zcDN2 IHsKPiArCQljb21wYXRpYmxlID0gInJlZ3VsYXRvci1maXhlZCI7Cj4gKwkJcmVndWxhdG9yLW5h bWUgPSAiM1AzViI7Cj4gKwkJcmVndWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8MzMwMDAwMD47Cj4g KwkJcmVndWxhdG9yLW1heC1taWNyb3ZvbHQgPSA8MzMwMDAwMD47Cj4gKwkJcmVndWxhdG9yLWFs d2F5cy1vbjsKPiArCX07Cj4gKwo+ICsJcmVnX3dsMTh4eF92bW1jOiByZWd1bGF0b3Itd2wxOHh4 IHsKPiArCQljb21wYXRpYmxlID0gInJlZ3VsYXRvci1maXhlZCI7Cj4gKwkJcmVndWxhdG9yLW5h bWUgPSAidndsMTgwNyI7Cj4gKwkJcmVndWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8MTgwMDAwMD47 Cj4gKwkJcmVndWxhdG9yLW1heC1taWNyb3ZvbHQgPSA8MTgwMDAwMD47Cj4gKwkJZ3BpbyA9IDwm Z3BpbzcgOCBHUElPX0FDVElWRV9ISUdIPjsKPiArCQllbmFibGUtYWN0aXZlLWhpZ2g7Cj4gKwkJ c3RhcnR1cC1kZWxheS11cyA9IDw3MDAwMD47Cj4gKwl9Owo+ICsKPiArCXNvdW5kOiBzb3VuZCB7 Cj4gKwkJY29tcGF0aWJsZSA9ICJzaW1wbGUtYXVkaW8tY2FyZCI7Cj4gKwkJc2ltcGxlLWF1ZGlv LWNhcmQsbmFtZSA9ICJ2YXItc29tLWF1ZGlvIjsKPiArCQlzaW1wbGUtYXVkaW8tY2FyZCxmb3Jt YXQgPSAiaTJzIjsKPiArCQlzaW1wbGUtYXVkaW8tY2FyZCxiaXRjbG9jay1tYXN0ZXIgPSA8JnNv dW5kX2NvZGVjPjsKPiArCQlzaW1wbGUtYXVkaW8tY2FyZCxmcmFtZS1tYXN0ZXIgPSA8JnNvdW5k X2NvZGVjPjsKPiArCQlzaW1wbGUtYXVkaW8tY2FyZCx3aWRnZXRzID0gIkhlYWRwaG9uZSIsICJI ZWFkcGhvbmUgSmFjayIsCj4gKwkJCQkJICAgICJMaW5lIiwgIkxpbmUgSW4iLCAiTWljcm9waG9u ZSIsICJNaWMgSmFjayI7Cj4gKwkJc2ltcGxlLWF1ZGlvLWNhcmQscm91dGluZyA9ICJIZWFkcGhv bmUgSmFjayIsICJIUExPVVQiLAo+ICsJCQkJCSAgICAiSGVhZHBob25lIEphY2siLCAiSFBST1VU IiwKPiArCQkJCQkgICAgIkxJTkUxTCIsICJMaW5lIEluIiwKPiArCQkJCQkgICAgIkxJTkUxUiIs ICJMaW5lIEluIjsKPiArCj4gKwkJc291bmRfY3B1OiBzaW1wbGUtYXVkaW8tY2FyZCxjcHUgewo+ ICsJCQlzb3VuZC1kYWkgPSA8JnNzaTI+Owo+ICsJCX07Cj4gKwo+ICsJCXNvdW5kX2NvZGVjOiBz aW1wbGUtYXVkaW8tY2FyZCxjb2RlYyB7Cj4gKwkJCXNvdW5kLWRhaSA9IDwmdGx2MzIwYWljMzEw Nj47Cj4gKwkJCWNsb2NrcyA9IDwmY2xrcyBJTVg2UURMX0NMS19DS08+Owo+ICsJCX07Cj4gKwl9 Owo+ICsKPiArCXJma2lsbCB7Cj4gKwkJY29tcGF0aWJsZSA9ICJyZmtpbGwtZ3BpbyI7Cj4gKwkJ bmFtZSA9ICJyZmtpbGwiOwo+ICsJCXJhZGlvLXR5cGUgPSAiYmx1ZXRvb3RoIjsKPiArCQlzaHV0 ZG93bi1ncGlvcyA9IDwmZ3BpbzYgMTggR1BJT19BQ1RJVkVfSElHSD47Cj4gKwl9Owo+ICt9Owo+ ICsKPiArJmNwdTAgewo+ICsJb3BlcmF0aW5nLXBvaW50cyA9IDwKPiArCQkvKiBrSHogICAgdVYg Ki8KPiArCQkxMjAwMDAwIDEzNTAwMDAKPiArCQk5OTYwMDAgIDEyNTAwMDAKPiArCQk4NTIwMDAg IDEyNTAwMDAKPiArCQk3OTIwMDAgIDExNzUwMDAKPiArCQkzOTYwMDAgIDExNzUwMDAKPiArCT47 Cj4gKwo+ICsJZnNsLHNvYy1vcGVyYXRpbmctcG9pbnRzID0gPAo+ICsJCS8qIEFSTSBrSHogIFNP Qy1QVSB1ViAqLwo+ICsJCTEyMDAwMDAgMTI3NTAwMAo+ICsJCTk5NjAwMAkxMjUwMDAwCj4gKwkJ ODUyMDAwCTEyNTAwMDAKPiArCQk3OTIwMDAJMTI1MDAwMAo+ICsJCTM5NjAwMAkxMjUwMDAwCj4g Kwk+OwoKQ291bGQgeW91IGFkZCBzb21lIGNvbW1lbnRzIGhlcmUgc2F5aW5nIHdoeSB5b3UgbmVl ZCBhIGN1c3RvbSBPUFAgdGFibGU/Cgo+ICt9Owo+ICsKPiArJmF1ZG11eCB7Cj4gKwlwaW5jdHJs LW5hbWVzID0gImRlZmF1bHQiOwo+ICsJcGluY3RybC0wID0gPCZwaW5jdHJsX2F1ZG11eD47Cj4g KwlzdGF0dXMgPSAib2theSI7Cj4gKwo+ICsJbXV4LXNzaTIgewo+ICsJCWZzbCxhdWRtdXgtcG9y dCA9IDwxPjsKPiArCQlmc2wscG9ydC1jb25maWcgPSA8Cj4gKwkJCShJTVhfQVVETVVYX1YyX1BU Q1JfU1lOIHwKPiArCQkJSU1YX0FVRE1VWF9WMl9QVENSX1RGU0RJUiB8Cj4gKwkJCUlNWF9BVURN VVhfVjJfUFRDUl9URlNFTCgyKSB8Cj4gKwkJCUlNWF9BVURNVVhfVjJfUFRDUl9UQ0xLRElSIHwK PiArCQkJSU1YX0FVRE1VWF9WMl9QVENSX1RDU0VMKDIpKQo+ICsJCQlJTVhfQVVETVVYX1YyX1BE Q1JfUlhEU0VMKDIpCj4gKwkJPjsKPiArCX07Cj4gKwo+ICsJbXV4LWF1ZDMgewo+ICsJCWZzbCxh dWRtdXgtcG9ydCA9IDwyPjsKPiArCQlmc2wscG9ydC1jb25maWcgPSA8Cj4gKwkJCUlNWF9BVURN VVhfVjJfUFRDUl9TWU4KPiArCQkJSU1YX0FVRE1VWF9WMl9QRENSX1JYRFNFTCgxKQo+ICsJCT47 Cj4gKwl9Owo+ICt9Owo+ICsKPiArJmVjc3BpMyB7Cj4gKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1 bHQiOwo+ICsJcGluY3RybC0wID0gPCZwaW5jdHJsX2Vjc3BpMz47Cj4gKwljcy1ncGlvcyA9IDwm Z3BpbzQgMjQgR1BJT19BQ1RJVkVfTE9XPjsKPiArCXN0YXR1cyA9ICJva2F5IjsKPiArfTsKPiAr Cj4gKyZmZWMgewo+ICsJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKPiArCXBpbmN0cmwtMCA9 IDwmcGluY3RybF9lbmV0PjsKPiArCXBoeS1tb2RlID0gInJnbWlpIjsKPiArCXBoeS1oYW5kbGUg PSA8JnJnbWlpX3BoeT47Cj4gKwlzdGF0dXMgPSAib2theSI7Cj4gKwo+ICsJbWRpbyB7Cj4gKwkJ I2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gKwkJI3NpemUtY2VsbHMgPSA8MD47Cj4gKwo+ICsJCXJn bWlpX3BoeTogZXRoZXJuZXQtcGh5QDcgewo+ICsJCQlyZWcgPSA8Nz47Cj4gKwkJCXJlc2V0LWdw aW9zID0gPCZncGlvMSAyNSBHUElPX0FDVElWRV9MT1c+Owo+ICsJCQlyZXNldC1hc3NlcnQtdXMg PSA8MTAwMDA+Owo+ICsJCX07Cj4gKwl9Owo+ICt9Owo+ICsKPiArJmkyYzIgewo+ICsJY2xvY2st ZnJlcXVlbmN5ID0gPDEwMDAwMD47Cj4gKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOwo+ICsJ cGluY3RybC0wID0gPCZwaW5jdHJsX2kyYzI+Owo+ICsJc3RhdHVzID0gIm9rYXkiOwo+ICsKPiAr CXBtaWNAOCB7Cj4gKwkJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKPiArCQlwaW5jdHJsLTAg PSA8JnBpbmN0cmxfcG1pYz47Cj4gKwkJY29tcGF0aWJsZSA9ICJmc2wscGZ1emUxMDAiOwo+ICsJ CXJlZyA9IDwweDA4PjsKCldlIHVzdWFsbHkgc3RhcnQgcHJvcGVydHkgbGlzdCBmcm9tIGNvbXBh dGlibGUgYW5kIHJlZy4gIFNvIGNhbiB5b3UgbW92ZQpwaW5jdHJsIG9uZXMgYWZ0ZXI/Cgo+ICsK PiArCQlyZWd1bGF0b3JzIHsKPiArCQkJc3cxYV9yZWc6IHN3MWFiIHsKPiArCQkJCXJlZ3VsYXRv ci1taW4tbWljcm92b2x0ID0gPDMwMDAwMD47Cj4gKwkJCQlyZWd1bGF0b3ItbWF4LW1pY3Jvdm9s dCA9IDwxODc1MDAwPjsKPiArCQkJCXJlZ3VsYXRvci1ib290LW9uOwo+ICsJCQkJcmVndWxhdG9y LWFsd2F5cy1vbjsKPiArCQkJCXJlZ3VsYXRvci1yYW1wLWRlbGF5ID0gPDYyNTA+Owo+ICsJCQl9 Owo+ICsKPiArCQkJc3cxY19yZWc6IHN3MWMgewo+ICsJCQkJcmVndWxhdG9yLW1pbi1taWNyb3Zv bHQgPSA8MzAwMDAwPjsKPiArCQkJCXJlZ3VsYXRvci1tYXgtbWljcm92b2x0ID0gPDE4NzUwMDA+ Owo+ICsJCQkJcmVndWxhdG9yLWJvb3Qtb247Cj4gKwkJCQlyZWd1bGF0b3ItYWx3YXlzLW9uOwo+ ICsJCQkJcmVndWxhdG9yLXJhbXAtZGVsYXkgPSA8NjI1MD47Cj4gKwkJCX07Cj4gKwo+ICsJCQlz dzJfcmVnOiBzdzIgewo+ICsJCQkJcmVndWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8ODAwMDAwPjsK PiArCQkJCXJlZ3VsYXRvci1tYXgtbWljcm92b2x0ID0gPDMzMDAwMDA+Owo+ICsJCQkJcmVndWxh dG9yLWJvb3Qtb247Cj4gKwkJCQlyZWd1bGF0b3ItYWx3YXlzLW9uOwo+ICsJCQl9Owo+ICsKPiAr CQkJc3czYV9yZWc6IHN3M2Egewo+ICsJCQkJcmVndWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8ODAw MDAwPjsKPiArCQkJCXJlZ3VsYXRvci1tYXgtbWljcm92b2x0ID0gPDM5NTAwMDA+Owo+ICsJCQkJ cmVndWxhdG9yLWJvb3Qtb247Cj4gKwkJCQlyZWd1bGF0b3ItYWx3YXlzLW9uOwo+ICsJCQl9Owo+ ICsKPiArCQkJc3czYl9yZWc6IHN3M2Igewo+ICsJCQkJcmVndWxhdG9yLW1pbi1taWNyb3ZvbHQg PSA8ODAwMDAwPjsKPiArCQkJCXJlZ3VsYXRvci1tYXgtbWljcm92b2x0ID0gPDM5NTAwMDA+Owo+ ICsJCQkJcmVndWxhdG9yLWJvb3Qtb247Cj4gKwkJCQlyZWd1bGF0b3ItYWx3YXlzLW9uOwo+ICsJ CQl9Owo+ICsKPiArCQkJc3c0X3JlZzogc3c0IHsKPiArCQkJCXJlZ3VsYXRvci1taW4tbWljcm92 b2x0ID0gPDgwMDAwMD47Cj4gKwkJCQlyZWd1bGF0b3ItbWF4LW1pY3Jvdm9sdCA9IDwzOTUwMDAw PjsKPiArCQkJfTsKPiArCj4gKwkJCXNudnNfcmVnOiB2c252cyB7Cj4gKwkJCQlyZWd1bGF0b3It bWluLW1pY3Jvdm9sdCA9IDwxMjAwMDAwPjsKPiArCQkJCXJlZ3VsYXRvci1tYXgtbWljcm92b2x0 ID0gPDMwMDAwMDA+Owo+ICsJCQkJcmVndWxhdG9yLWJvb3Qtb247Cj4gKwkJCQlyZWd1bGF0b3It YWx3YXlzLW9uOwo+ICsJCQl9Owo+ICsKPiArCQkJdnJlZl9yZWc6IHZyZWZkZHIgewo+ICsJCQkJ cmVndWxhdG9yLWJvb3Qtb247Cj4gKwkJCQlyZWd1bGF0b3ItYWx3YXlzLW9uOwo+ICsJCQl9Owo+ ICsKPiArCQkJdmdlbjFfcmVnOiB2Z2VuMSB7Cj4gKwkJCQlyZWd1bGF0b3ItbWluLW1pY3Jvdm9s dCA9IDw4MDAwMDA+Owo+ICsJCQkJcmVndWxhdG9yLW1heC1taWNyb3ZvbHQgPSA8MTU1MDAwMD47 Cj4gKwkJCX07Cj4gKwo+ICsJCQl2Z2VuMl9yZWc6IHZnZW4yIHsKPiArCQkJCXJlZ3VsYXRvci1t aW4tbWljcm92b2x0ID0gPDgwMDAwMD47Cj4gKwkJCQlyZWd1bGF0b3ItbWF4LW1pY3Jvdm9sdCA9 IDwxNTUwMDAwPjsKPiArCQkJfTsKPiArCj4gKwkJCXZnZW4zX3JlZzogdmdlbjMgewo+ICsJCQkJ cmVndWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8MTgwMDAwMD47Cj4gKwkJCQlyZWd1bGF0b3ItbWF4 LW1pY3Jvdm9sdCA9IDwzMzAwMDAwPjsKPiArCQkJCXJlZ3VsYXRvci1hbHdheXMtb247Cj4gKwkJ CQlyZWd1bGF0b3ItYm9vdC1vbjsKPiArCQkJfTsKPiArCj4gKwkJCXZnZW40X3JlZzogdmdlbjQg ewo+ICsJCQkJcmVndWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8MTgwMDAwMD47Cj4gKwkJCQlyZWd1 bGF0b3ItbWF4LW1pY3Jvdm9sdCA9IDwzMzAwMDAwPjsKPiArCQkJCXJlZ3VsYXRvci1hbHdheXMt b247Cj4gKwkJCQlyZWd1bGF0b3ItYm9vdC1vbjsKPiArCQkJfTsKPiArCj4gKwkJCXZnZW41X3Jl ZzogdmdlbjUgewo+ICsJCQkJcmVndWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8MTgwMDAwMD47Cj4g KwkJCQlyZWd1bGF0b3ItbWF4LW1pY3Jvdm9sdCA9IDwzMzAwMDAwPjsKPiArCQkJCXJlZ3VsYXRv ci1hbHdheXMtb247Cj4gKwkJCQlyZWd1bGF0b3ItYm9vdC1vbjsKPiArCQkJfTsKPiArCj4gKwkJ CXZnZW42X3JlZzogdmdlbjYgewo+ICsJCQkJcmVndWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8Mjgw MDAwMD47Cj4gKwkJCQlyZWd1bGF0b3ItbWF4LW1pY3Jvdm9sdCA9IDwyODAwMDAwPjsKPiArCQkJ CXJlZ3VsYXRvci1hbHdheXMtb247Cj4gKwkJCQlyZWd1bGF0b3ItYm9vdC1vbjsKPiArCQkJfTsK PiArCQl9Owo+ICsJfTsKPiArCj4gKwl0bHYzMjBhaWMzMTA2OiBjb2RlY0AxYiB7CgphdWRpby1j b2RlYyBhcyB0aGUgbm9kZSBuYW1lPwoKPiArCQljb21wYXRpYmxlID0gInRpLHRsdjMyMGFpYzMx MDYiOwo+ICsJCXJlZyA9IDwweDFiPjsKPiArCQkjc291bmQtZGFpLWNlbGxzID0gPDA+Owo+ICsJ CURSVkRELXN1cHBseSA9IDwmcmVnXzNwM3Y+Owo+ICsJCUFWREQtc3VwcGx5ID0gPCZyZWdfM3Az dj47Cj4gKwkJSU9WREQtc3VwcGx5ID0gPCZyZWdfM3Azdj47Cj4gKwkJRFZERC1zdXBwbHkgPSA8 JnJlZ18xcDh2PjsKPiArCQlhaTN4LW9jbXYgPSA8MD47Cj4gKwkJcmVzZXQtZ3Bpb3MgPSA8Jmdw aW80IDUgR1BJT19BQ1RJVkVfTE9XPjsKPiArCQlhaTN4LWdwaW8tZnVuYyA9IDwKPiArCQkJMCAv KiBBSUMzWF9HUElPMV9GVU5DX0RJU0FCTEVEICovCj4gKwkJCTUgLyogQUlDM1hfR1BJTzJfRlVO Q19ESUdJVEFMX01JQ19JTlBVVCAqLwo+ICsJCT47Cj4gKwl9Owo+ICt9Owo+ICsKPiArJmlvbXV4 YyB7Cj4gKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOwo+ICsJcGluY3RybC0wID0gPCZwaW5j dHJsX2hvZz47Cj4gKwo+ICsJcGluY3RybF9ob2c6IGhvZ2dycCB7Cj4gKwkJZnNsLHBpbnMgPSA8 Cj4gKwkJCS8qIENUVzYxMjAgSVJRICovCj4gKwkJCU1YNlFETF9QQURfRUlNX0RBN19fR1BJTzNf SU8wNwkJMHhiMGIxCj4gKwkJCS8qIFNETU1DMiBDRC9XUCAqLwo+ICsJCQlNWDZRRExfUEFEX0tF WV9DT0w0X19HUElPNF9JTzE0CQkweDFiMGIwCj4gKwkJCU1YNlFETF9QQURfS0VZX1JPVzRfX0dQ SU80X0lPMTUJCTB4MWIwYjAKPiArCQk+Owo+ICsJfTsKPiArCj4gKwlwaW5jdHJsX2F1ZG11eDog YXVkbXV4Z3JwIHsKPiArCQlmc2wscGlucyA9IDwKPiArCQkJTVg2UURMX1BBRF9DU0kwX0RBVDdf X0FVRDNfUlhECQkweDEzMGIwCj4gKwkJCU1YNlFETF9QQURfQ1NJMF9EQVQ0X19BVUQzX1RYQwkJ MHgxMzBiMAo+ICsJCQlNWDZRRExfUEFEX0NTSTBfREFUNV9fQVVEM19UWEQJCTB4MTEwYjAKPiAr CQkJTVg2UURMX1BBRF9DU0kwX0RBVDZfX0FVRDNfVFhGUwkJMHgxMzBiMAo+ICsJCQkvKiBBdWRp byBDbG9jayAqLwo+ICsJCQlNWDZRRExfUEFEX0dQSU9fMF9fQ0NNX0NMS08xCQkweDEzMGIwCj4g KwkJPjsKPiArCX07Cj4gKwo+ICsJcGluY3RybF9idDogYnRncnAgewo+ICsJCWZzbCxwaW5zID0g PAo+ICsJCQkvKiBCbHVldG9vdGgvd2lmaSBlbmFibGUgKi8KPiArCQkJTVg2UURMX1BBRF9TRDNf REFUNl9fR1BJTzZfSU8xOAkJMHgxYjBiMQo+ICsJCQkvKiBXaWZpIFNsb3cgQ2xvY2sgKi8KPiAr CQkJTVg2UURMX1BBRF9FTkVUX1JYRDBfX09TQzMyS18zMktfT1VUCTB4MDAwYjAKPiArCQk+Owo+ ICsJfTsKPiArCj4gKwlwaW5jdHJsX2Vjc3BpMzogZWNzcGkzZ3JwIHsKPiArCQlmc2wscGlucyA9 IDwKPiArCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQyX19FQ1NQSTNfTUlTTwkweDEwMGIxCj4gKwkJ CU1YNlFETF9QQURfRElTUDBfREFUMV9fRUNTUEkzX01PU0kJMHgxMDBiMQo+ICsJCQlNWDZRRExf UEFEX0RJU1AwX0RBVDBfX0VDU1BJM19TQ0xLCTB4MTAwYjEKPiArCQk+Owo+ICsJfTsKPiArCj4g KwlwaW5jdHJsX2VuZXQ6IGVuZXRncnAgewo+ICsJCWZzbCxwaW5zID0gPAo+ICsJCQlNWDZRRExf UEFEX0VORVRfTURJT19fRU5FVF9NRElPCQkweDFiMGIwCj4gKwkJCU1YNlFETF9QQURfRU5FVF9N RENfX0VORVRfTURDCQkweDFiMGIwCj4gKwkJCU1YNlFETF9QQURfUkdNSUlfVFhDX19SR01JSV9U WEMJCTB4MWIwYjAKPiArCQkJTVg2UURMX1BBRF9SR01JSV9URDBfX1JHTUlJX1REMAkJMHgxYjBi MAo+ICsJCQlNWDZRRExfUEFEX1JHTUlJX1REMV9fUkdNSUlfVEQxCQkweDFiMGIwCj4gKwkJCU1Y NlFETF9QQURfUkdNSUlfVEQyX19SR01JSV9URDIJCTB4MWIwYjAKPiArCQkJTVg2UURMX1BBRF9S R01JSV9URDNfX1JHTUlJX1REMwkJMHgxYjBiMAo+ICsJCQlNWDZRRExfUEFEX1JHTUlJX1RYX0NU TF9fUkdNSUlfVFhfQ1RMCTB4MWIwYjAKPiArCQkJTVg2UURMX1BBRF9FTkVUX1JFRl9DTEtfX0VO RVRfVFhfQ0xLCTB4MWIwYjAKPiArCQkJTVg2UURMX1BBRF9SR01JSV9SWENfX1JHTUlJX1JYQwkJ MHgxYjBiMAo+ICsJCQlNWDZRRExfUEFEX1JHTUlJX1JEMF9fUkdNSUlfUkQwCQkweDFiMGIwCj4g KwkJCU1YNlFETF9QQURfUkdNSUlfUkQxX19SR01JSV9SRDEJCTB4MWIwYjAKPiArCQkJTVg2UURM X1BBRF9SR01JSV9SRDJfX1JHTUlJX1JEMgkJMHgxYjBiMAo+ICsJCQlNWDZRRExfUEFEX1JHTUlJ X1JEM19fUkdNSUlfUkQzCQkweDFiMGIwCj4gKwkJCU1YNlFETF9QQURfUkdNSUlfUlhfQ1RMX19S R01JSV9SWF9DVEwJMHgxYjBiMAo+ICsJCT47Cj4gKwl9Owo+ICsKPiArCXBpbmN0cmxfZW5ldF9p cnE6IGVuZXRpcnFncnAgewo+ICsJCWZzbCxwaW5zID0gPAo+ICsJCQlNWDZRRExfUEFEX0dQSU9f Nl9fRU5FVF9JUlEJMHgwMDBiMQo+ICsJCT47Cj4gKwl9Owo+ICsKPiArCXBpbmN0cmxfaTJjMTog aTJjMWdycCB7Cj4gKwkJZnNsLHBpbnMgPSA8Cj4gKwkJCU1YNlFETF9QQURfQ1NJMF9EQVQ4X19J MkMxX1NEQQkweDQwMDFiOGIxCj4gKwkJCU1YNlFETF9QQURfQ1NJMF9EQVQ5X19JMkMxX1NDTAkw eDQwMDFiOGIxCj4gKwkJPjsKPiArCX07Cj4gKwo+ICsJcGluY3RybF9pMmMyOiBpMmMyZ3JwIHsK PiArCQlmc2wscGlucyA9IDwKPiArCQkJTVg2UURMX1BBRF9LRVlfQ09MM19fSTJDMl9TQ0wJMHg0 MDAxYjhiMQo+ICsJCQlNWDZRRExfUEFEX0tFWV9ST1czX19JMkMyX1NEQQkweDQwMDFiOGIxCj4g KwkJPjsKPiArCX07Cj4gKwo+ICsJcGluY3RybF9pMmMzOiBpMmMzZ3JwIHsKPiArCQlmc2wscGlu cyA9IDwKPiArCQkJTVg2UURMX1BBRF9HUElPXzVfX0kyQzNfU0NMCTB4NDAwMWI4YjEKPiArCQkJ TVg2UURMX1BBRF9HUElPXzE2X19JMkMzX1NEQQkweDQwMDFiOGIxCj4gKwkJPjsKPiArCX07Cj4g Kwo+ICsJcGluY3RybF9wbWljOiBwbWljZ3JwIHsKPiArCQlmc2wscGlucyA9IDwKPiArCQkJLyog UE1JQyBJTlQgKi8KPiArCQkJTVg2UURMX1BBRF9HUElPXzE3X19HUElPN19JTzEyCTB4MWIwYjAK PiArCQk+Owo+ICsJfTsKPiArCj4gKwlwaW5jdHJsX3B3bTI6IHB3bTJncnAgewo+ICsJCWZzbCxw aW5zID0gPAo+ICsJCQlNWDZRRExfUEFEX0RJU1AwX0RBVDlfX1BXTTJfT1VUCTB4MWIwYjEKPiAr CQk+Owo+ICsJfTsKPiArCj4gKwlwaW5jdHJsX3VhcnQxOiB1YXJ0MWdycCB7Cj4gKwkJZnNsLHBp bnMgPSA8Cj4gKwkJCU1YNlFETF9QQURfQ1NJMF9EQVQxMF9fVUFSVDFfVFhfREFUQSAweDFiMGIx Cj4gKwkJCU1YNlFETF9QQURfQ1NJMF9EQVQxMV9fVUFSVDFfUlhfREFUQSAweDFiMGIxCj4gKwkJ PjsKPiArCX07Cj4gKwo+ICsJcGluY3RybF91YXJ0MjogdWFydDJncnAgewo+ICsJCWZzbCxwaW5z ID0gPAo+ICsJCQlNWDZRRExfUEFEX1NEM19EQVQ0X19VQVJUMl9SWF9EQVRBCTB4MWIwYjEKPiAr CQkJTVg2UURMX1BBRF9TRDNfREFUNV9fVUFSVDJfVFhfREFUQQkweDFiMGIxCj4gKwkJCU1YNlFE TF9QQURfRUlNX0QyOF9fVUFSVDJfQ1RTX0IJCTB4MWIwYjEKPiArCQkJTVg2UURMX1BBRF9FSU1f RDI5X19VQVJUMl9SVFNfQgkJMHgxYjBiMQo+ICsJCT47Cj4gKwl9Owo+ICsKPiArCXBpbmN0cmxf dXNkaGMzOiB1c2RoYzNncnAgewo+ICsJCWZzbCxwaW5zID0gPAo+ICsJCQlNWDZRRExfUEFEX1NE M19DTURfX1NEM19DTUQJMHgxNzA2OQo+ICsJCQlNWDZRRExfUEFEX1NEM19DTEtfX1NEM19DTEsJ MHgxMDA2OQo+ICsJCQlNWDZRRExfUEFEX1NEM19EQVQwX19TRDNfREFUQTAJMHgxNzA2OQo+ICsJ CQlNWDZRRExfUEFEX1NEM19EQVQxX19TRDNfREFUQTEJMHgxNzA2OQo+ICsJCQlNWDZRRExfUEFE X1NEM19EQVQyX19TRDNfREFUQTIJMHgxNzA2OQo+ICsJCQlNWDZRRExfUEFEX1NEM19EQVQzX19T RDNfREFUQTMJMHgxNzA2OQo+ICsJCQkvKiBXTF9FTiAqLwo+ICsJCQlNWDZRRExfUEFEX1NEM19E QVQ3X19HUElPNl9JTzE3IDB4MTMwNTkKPiArCQkJLyogV0xfSVJRICovCj4gKwkJCU1YNlFETF9Q QURfU0QzX1JTVF9fR1BJTzdfSU8wOCAgMHgxMzA1OQo+ICsJCT47Cj4gKwl9Owo+ICsKPiArCXBp bmN0cmxfdXNkaGMzXzEwMG1oejogdXNkaGMzZ3JwMTAwbWh6Z3JwIHsKPiArCQlmc2wscGlucyA9 IDwKPiArCQkJTVg2UURMX1BBRF9TRDNfQ01EX19TRDNfQ01ECTB4MTcwQjkKPiArCQkJTVg2UURM X1BBRF9TRDNfQ0xLX19TRDNfQ0xLCTB4MTAwQjkKPiArCQkJTVg2UURMX1BBRF9TRDNfREFUMF9f U0QzX0RBVEEwCTB4MTcwQjkKPiArCQkJTVg2UURMX1BBRF9TRDNfREFUMV9fU0QzX0RBVEExCTB4 MTcwQjkKPiArCQkJTVg2UURMX1BBRF9TRDNfREFUM19fU0QzX0RBVEEzCTB4MTcwQjkKPiArCQkJ TVg2UURMX1BBRF9TRDNfREFUM19fU0QzX0RBVEEzCTB4MTcwQjkKPiArCQkJLyogV0xfRU4gKi8K PiArCQkJTVg2UURMX1BBRF9TRDNfREFUN19fR1BJTzZfSU8xNyAweDEzMEI5Cj4gKwkJCS8qIFdM X0lSUSAqLwo+ICsJCQlNWDZRRExfUEFEX1NEM19SU1RfX0dQSU83X0lPMDggIDB4MTMwQjkKPiAr CQk+Owo+ICsJfTsKPiArCj4gKwlwaW5jdHJsX3VzZGhjM18yMDBtaHo6IHVzZGhjM2dycDIwMG1o emdycCB7Cj4gKwkJZnNsLHBpbnMgPSA8Cj4gKwkJCU1YNlFETF9QQURfU0QzX0NNRF9fU0QzX0NN RAkweDE3MEY5Cj4gKwkJCU1YNlFETF9QQURfU0QzX0NMS19fU0QzX0NMSwkweDEwMEY5Cj4gKwkJ CU1YNlFETF9QQURfU0QzX0RBVDBfX1NEM19EQVRBMAkweDE3MEY5Cj4gKwkJCU1YNlFETF9QQURf U0QzX0RBVDFfX1NEM19EQVRBMQkweDE3MEY5Cj4gKwkJCU1YNlFETF9QQURfU0QzX0RBVDJfX1NE M19EQVRBMgkweDE3MEY5Cj4gKwkJCU1YNlFETF9QQURfU0QzX0RBVDNfX1NEM19EQVRBMwkweDE3 MEY5Cj4gKwkJCS8qIFdMX0VOICovCj4gKwkJCU1YNlFETF9QQURfU0QzX0RBVDdfX0dQSU82X0lP MTcgMHgxMzBGOQo+ICsJCQkvKiBXTF9JUlEgKi8KPiArCQkJTVg2UURMX1BBRF9TRDNfUlNUX19H UElPN19JTzA4ICAweDEzMEY5Cj4gKwkJPjsKPiArCX07Cj4gKwo+ICsJcGluY3RybF9ncG1pX25h bmQ6IGdwbWluYW5kZ3JwIHsKCkkgc2VlIHRoYXQgdGhlIHBpbmN0cmwgbm9kZXMgYXJlIG1vc3Rs eSBzb3J0ZWQgYWxwaGFiZXRpY2FsbHkuICBDYW4geW91CnB1dCB0aGlzIGluIG9yZGVyPwoKPiAr CQlmc2wscGlucyA9IDwKPiArCQkJTVg2UURMX1BBRF9OQU5ERl9DTEVfX05BTkRfQ0xFCQkweGIw YjEKPiArCQkJTVg2UURMX1BBRF9OQU5ERl9BTEVfX05BTkRfQUxFCQkweGIwYjEKPiArCQkJTVg2 UURMX1BBRF9OQU5ERl9DUzBfX05BTkRfQ0UwX0IJMHhiMGIxCj4gKwkJCU1YNlFETF9QQURfTkFO REZfQ1MxX19OQU5EX0NFMV9CCTB4YjBiMQo+ICsJCQlNWDZRRExfUEFEX05BTkRGX1JCMF9fTkFO RF9SRUFEWV9CCTB4YjBiMQo+ICsJCQlNWDZRRExfUEFEX05BTkRGX0QwX19OQU5EX0RBVEEwMAkw eGIwYjEKPiArCQkJTVg2UURMX1BBRF9OQU5ERl9EMV9fTkFORF9EQVRBMDEJMHhiMGIxCj4gKwkJ CU1YNlFETF9QQURfTkFOREZfRDJfX05BTkRfREFUQTAyCTB4YjBiMQo+ICsJCQlNWDZRRExfUEFE X05BTkRGX0QzX19OQU5EX0RBVEEwMwkweGIwYjEKPiArCQkJTVg2UURMX1BBRF9OQU5ERl9ENF9f TkFORF9EQVRBMDQJMHhiMGIxCj4gKwkJCU1YNlFETF9QQURfTkFOREZfRDVfX05BTkRfREFUQTA1 CTB4YjBiMQo+ICsJCQlNWDZRRExfUEFEX05BTkRGX0Q2X19OQU5EX0RBVEEwNgkweGIwYjEKPiAr CQkJTVg2UURMX1BBRF9OQU5ERl9EN19fTkFORF9EQVRBMDcJMHhiMGIxCj4gKwkJCU1YNlFETF9Q QURfU0Q0X0NNRF9fTkFORF9SRV9CCQkweGIwYjEKPiArCQkJTVg2UURMX1BBRF9TRDRfQ0xLX19O QU5EX1dFX0IJCTB4YjBiMQo+ICsJCQlNWDZRRExfUEFEX05BTkRGX1dQX0JfX05BTkRfV1BfQgkw eGIwYjEKPiArCQk+Owo+ICsJfTsKPiArfTsKPiArCj4gKyZwd20yIHsKPiArCXBpbmN0cmwtbmFt ZXMgPSAiZGVmYXVsdCI7Cj4gKwlwaW5jdHJsLTAgPSA8JnBpbmN0cmxfcHdtMj47Cj4gKwlzdGF0 dXMgPSAib2theSI7Cj4gK307Cj4gKwo+ICsmcmVnX2FybSB7Cj4gKwl2aW4tc3VwcGx5ID0gPCZz dzFhX3JlZz47Cj4gK307Cj4gKwo+ICsmcmVnX3B1IHsKPiArCXZpbi1zdXBwbHkgPSA8JnN3MWNf cmVnPjsKPiArfTsKPiArCj4gKyZyZWdfc29jIHsKPiArCXZpbi1zdXBwbHkgPSA8JnN3MWNfcmVn PjsKPiArfTsKPiArCj4gKyZzbnZzX3Bvd2Vyb2ZmIHsKPiArCXN0YXR1cyA9ICJva2F5IjsKPiAr fTsKPiArCj4gKyZzc2kyIHsKPiArCXN0YXR1cyA9ICJva2F5IjsKPiArfTsKPiArCj4gKyZ1YXJ0 MSB7Cj4gKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOwo+ICsJcGluY3RybC0wID0gPCZwaW5j dHJsX3VhcnQxPjsKPiArCXN0YXR1cyA9ICJva2F5IjsKPiArfTsKPiArCj4gKyZ1YXJ0MiB7Cj4g KwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOwo+ICsJcGluY3RybC0wID0gPCZwaW5jdHJsX3Vh cnQyICZwaW5jdHJsX2J0PjsKPiArCXVhcnQtaGFzLXJ0c2N0czsKPiArCXN0YXR1cyA9ICJva2F5 IjsKPiArfTsKPiArCj4gKyZncG1pIHsKClRoZSBsYWJlbGluZyBub2RlcyBhcmUgc29ydGVkIGFs cGhhYmV0aWNhbGx5LiAgQ2FuIHlvdSBwdXQgdGhpcyBvbmUgaW4Kb3JkZXI/Cgo+ICsJcGluY3Ry bC1uYW1lcyA9ICJkZWZhdWx0IjsKPiArCXBpbmN0cmwtMCA9IDwmcGluY3RybF9ncG1pX25hbmQ+ Owo+ICsJc3RhdHVzID0gIm9rYXkiOwo+ICt9Owo+ICsKPiArJnVzYmgxIHsKPiArCXZidXMtc3Vw cGx5ID0gPCZyZWdfdXNiX2gxX3ZidXM+Owo+ICsJc3RhdHVzID0gIm9rYXkiOwo+ICt9Owo+ICsK PiArJnVzYm90ZyB7Cj4gKwl2YnVzLXN1cHBseSA9IDwmcmVnX3VzYl9vdGdfdmJ1cz47Cj4gKwlw aW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOwo+ICsJcGluY3RybC0wID0gPCZwaW5jdHJsX3VzYm90 Z192YXI+Owo+ICsJZGlzYWJsZS1vdmVyLWN1cnJlbnQ7Cj4gKwlkcl9tb2RlID0gImhvc3QiOwo+ ICsJc3RhdHVzID0gIm9rYXkiOwo+ICt9Owo+ICsKPiArJnVzYnBoeTEgewo+ICsJZnNsLHR4LWQt Y2FsID0gPDB4NT47Cj4gK307Cj4gKwo+ICsmdXNicGh5MiB7Cj4gKwlmc2wsdHgtZC1jYWwgPSA8 MHg1PjsKPiArfTsKPiArCj4gKyZ1c2RoYzEgewo+ICsJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0 IjsKPiArCXBpbmN0cmwtMCA9IDwmcGluY3RybF91c2RoYzE+Owo+ICsJbm9uLXJlbW92YWJsZTsK PiArCWtlZXAtcG93ZXItaW4tc3VzcGVuZDsKPiArCXN0YXR1cyA9ICJva2F5IjsKPiArfTsKPiAr Cj4gKyZ1c2RoYzMgewo+ICsJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IiwgInN0YXRlXzEwMG1o eiIsICJzdGF0ZV8yMDBtaHoiOwo+ICsJcGluY3RybC0wID0gPCZwaW5jdHJsX3VzZGhjMz47Cj4g KwlwaW5jdHJsLTEgPSA8JnBpbmN0cmxfdXNkaGMzXzEwMG1oej47Cj4gKwlwaW5jdHJsLTIgPSA8 JnBpbmN0cmxfdXNkaGMzXzIwMG1oej47Cj4gKwlidXMtd2lkdGggPSA8ND47Cj4gKwl2bW1jLXN1 cHBseSA9IDwmcmVnX3dsMTh4eF92bW1jPjsKPiArCW5vbi1yZW1vdmFibGU7Cj4gKwl3YWtldXAt c291cmNlOwo+ICsJa2VlcC1wb3dlci1pbi1zdXNwZW5kOwo+ICsJY2FwLXBvd2VyLW9mZi1jYXJk Owo+ICsJI2FkZHJlc3MtY2VsbHMgPSA8MT47Cj4gKwkjc2l6ZS1jZWxscyA9IDwwPjsKPiArCXN0 YXR1cyA9ICJva2F5IjsKPiArCj4gKwl3aWZpOiB3aWZpQDIgewo+ICsJCWNvbXBhdGlibGUgPSAi dGksd2wxODM1IjsKPiArCQlyZWcgPSA8Mj47Cj4gKwkJaW50ZXJydXB0LXBhcmVudCA9IDwmZ3Bp bzY+Owo+ICsJCWludGVycnVwdHMgPSA8MTcgSVJRX1RZUEVfRURHRV9SSVNJTkc+Owo+ICsJCXJl Zi1jbG9jay1mcmVxdWVuY3kgPSA8Mzg0MDAwMDA+Owo+ICsJfTsKPiArfTsKPiArCj4gKyZyZWdf dmRkMXAxIHsKPiArCXZpbi1zdXBwbHkgPSA8JnZnZW41X3JlZz47Cj4gK307Cj4gKwo+ICsmcmVn X3ZkZDJwNSB7CgpEaXR0byAKClNoYXduCgo+ICsJdmluLXN1cHBseSA9IDwmdmdlbjVfcmVnPjsK PiArfTsKPiAtLSAKPiAyLjM0LjEKPiAKCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fCmxpbnV4LWFybS1rZXJuZWwgbWFpbGluZyBsaXN0CmxpbnV4LWFybS1r ZXJuZWxAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9tYWls bWFuL2xpc3RpbmZvL2xpbnV4LWFybS1rZXJuZWwK From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9AAB036AEE for ; Wed, 20 Sep 2023 13:51:33 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id B5521C433C9; Wed, 20 Sep 2023 13:51:28 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1695217893; bh=oSMyNiDXoJuUyoWUNdQBoEB5PwVFvLx/yDJhCLzbTdk=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=Sk2ITEn0e05fqviKABjiBpNFK6jpvIXideMqubJnAG9WVgjngBLQqf2Ru2E1GElS3 c27BMC/VmcX7p/epzSb5K6V2RwHdyRxxOTRC3o2zAW+Tuniqnuv0K+ZO/PnWEOWp6I 8u8Y71oj4ozl7Xdr3K3YUqtSSGwOn3NvrfLum11xyONpYcs64LKNU6QCU4/n+SwCTM vElm2d7vvfh+epAAimGRToyr5HR8aYzYoZC7Yia8qhxBKsryb7SA78W3M3e+8QIym4 DQBY0NYxXjT6KqMkPaPithOx62HPs7EYUcX4ssbtySGd713/YTcnjrogR8v8yX0zoS 8mUmelV8tzi7w== Date: Wed, 20 Sep 2023 15:51:25 +0200 From: Shawn Guo To: James Hilliard Cc: devicetree@vger.kernel.org, Pierluigi Passaro , Fabio Estevam , Gregory CLEMENT , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sascha Hauer , Pengutronix Kernel Team , NXP Linux Team , Marek Vasut , Stefan Wahren , Frieder Schrempf , Andreas Kemnade , Christoph Niedermaier , Marcel Ziswiler , Li Yang , linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: Re: [PATCH v8 2/3] ARM: dts: imx6qdl: Add Variscite VAR-SOM-MX6 SoM support Message-ID: <20230920135124.GE11740@T480> References: <20230811072009.55400-1-james.hilliard1@gmail.com> <20230811072009.55400-2-james.hilliard1@gmail.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20230811072009.55400-2-james.hilliard1@gmail.com> User-Agent: Mutt/1.9.4 (2018-02-28) On Fri, Aug 11, 2023 at 01:20:05AM -0600, James Hilliard wrote: > This patch adds support for the Variscite VAR_SOM-MX6 SoM with : > - i.MX6 Quad or Dual Lite SoC > - 256 – 4096 MB DDR3 > - 4-64 GB eMMC > - 128 – 1024 MB SLC NAND > - Camera Interface > - HDMI+CEC interface > - LVDS / DSI / Parallel RGB interfaces > - Ethernet RGMII interface > - On-SoM Wi-Fi/Bluetooth with WiLink wl183x SDIO Module > - SD/MMC/SDIO interface > - USB Host + USB OTG interface > - I2C interfaces > - SPI interfaces > - PCI-Express 2.0 interface > - on-SoM Audio Codec with HP/Line-In interfaces + DMIC interface > - Digital Audio interface > - S/PDIF interface > > Product website : https://www.variscite.com/product/system-on-module-som/cortex-a9/var-som-mx6-cpu-freescale-imx6/ > > Support is handled with a SoM-centric dtsi exporting the default interfaces > along the default pinmuxing to be enabled by the board dts file. > > This file is based on the one provided by Variscite on their own > kernel, but adapted for mainline. > > Cc: Pierluigi Passaro > Reviewed-by: Fabio Estevam > Signed-off-by: Gregory CLEMENT > Signed-off-by: James Hilliard > --- > .../arm/boot/dts/nxp/imx/imx6qdl-var-som.dtsi | 589 ++++++++++++++++++ > 1 file changed, 589 insertions(+) > create mode 100644 arch/arm/boot/dts/nxp/imx/imx6qdl-var-som.dtsi > > diff --git a/arch/arm/boot/dts/nxp/imx/imx6qdl-var-som.dtsi b/arch/arm/boot/dts/nxp/imx/imx6qdl-var-som.dtsi > new file mode 100644 > index 000000000000..5bdde20c1e88 > --- /dev/null > +++ b/arch/arm/boot/dts/nxp/imx/imx6qdl-var-som.dtsi > @@ -0,0 +1,589 @@ > +// SPDX-License-Identifier: GPL-2.0+ > +/* > + * Support for Variscite VAR-SOM-MX6 Module > + * > + * Copyright 2011 Linaro Ltd. > + * Copyright 2012 Freescale Semiconductor, Inc. > + * Copyright (C) 2014-2016 Variscite, Ltd. > + * Author: Donio Ron > + * Copyright 2022 Bootlin > + */ > + > +/dts-v1/; > + > +#include "imx6q.dtsi" > +#include > +#include > +#include > + > +/ { > + model = "Variscite VAR-SOM-MX6 module"; > + compatible = "variscite,var-som-imx6q", "fsl,imx6q"; > + > + chosen { > + stdout-path = &uart1; > + }; > + > + memory@10000000 { > + device_type = "memory"; > + reg = <0x10000000 0x40000000>; > + }; > + > + reg_usb_otg_vbus: regulator-usb-otg-vbus { > + compatible = "regulator-fixed"; > + regulator-name = "usb_otg_vbus"; > + regulator-min-microvolt = <5000000>; > + regulator-max-microvolt = <5000000>; > + }; > + > + reg_usb_h1_vbus: regulator-usb-h1-vbud { > + compatible = "regulator-fixed"; > + regulator-name = "usb_h1_vbus"; > + regulator-min-microvolt = <5000000>; > + regulator-max-microvolt = <5000000>; > + }; > + > + reg_1p8v: regulator-1p8v { > + compatible = "regulator-fixed"; > + regulator-name = "1P8V"; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-always-on; > + }; > + > + reg_3p3v: regulator-3p3v { > + compatible = "regulator-fixed"; > + regulator-name = "3P3V"; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + regulator-always-on; > + }; > + > + reg_wl18xx_vmmc: regulator-wl18xx { > + compatible = "regulator-fixed"; > + regulator-name = "vwl1807"; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + gpio = <&gpio7 8 GPIO_ACTIVE_HIGH>; > + enable-active-high; > + startup-delay-us = <70000>; > + }; > + > + sound: sound { > + compatible = "simple-audio-card"; > + simple-audio-card,name = "var-som-audio"; > + simple-audio-card,format = "i2s"; > + simple-audio-card,bitclock-master = <&sound_codec>; > + simple-audio-card,frame-master = <&sound_codec>; > + simple-audio-card,widgets = "Headphone", "Headphone Jack", > + "Line", "Line In", "Microphone", "Mic Jack"; > + simple-audio-card,routing = "Headphone Jack", "HPLOUT", > + "Headphone Jack", "HPROUT", > + "LINE1L", "Line In", > + "LINE1R", "Line In"; > + > + sound_cpu: simple-audio-card,cpu { > + sound-dai = <&ssi2>; > + }; > + > + sound_codec: simple-audio-card,codec { > + sound-dai = <&tlv320aic3106>; > + clocks = <&clks IMX6QDL_CLK_CKO>; > + }; > + }; > + > + rfkill { > + compatible = "rfkill-gpio"; > + name = "rfkill"; > + radio-type = "bluetooth"; > + shutdown-gpios = <&gpio6 18 GPIO_ACTIVE_HIGH>; > + }; > +}; > + > +&cpu0 { > + operating-points = < > + /* kHz uV */ > + 1200000 1350000 > + 996000 1250000 > + 852000 1250000 > + 792000 1175000 > + 396000 1175000 > + >; > + > + fsl,soc-operating-points = < > + /* ARM kHz SOC-PU uV */ > + 1200000 1275000 > + 996000 1250000 > + 852000 1250000 > + 792000 1250000 > + 396000 1250000 > + >; Could you add some comments here saying why you need a custom OPP table? > +}; > + > +&audmux { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_audmux>; > + status = "okay"; > + > + mux-ssi2 { > + fsl,audmux-port = <1>; > + fsl,port-config = < > + (IMX_AUDMUX_V2_PTCR_SYN | > + IMX_AUDMUX_V2_PTCR_TFSDIR | > + IMX_AUDMUX_V2_PTCR_TFSEL(2) | > + IMX_AUDMUX_V2_PTCR_TCLKDIR | > + IMX_AUDMUX_V2_PTCR_TCSEL(2)) > + IMX_AUDMUX_V2_PDCR_RXDSEL(2) > + >; > + }; > + > + mux-aud3 { > + fsl,audmux-port = <2>; > + fsl,port-config = < > + IMX_AUDMUX_V2_PTCR_SYN > + IMX_AUDMUX_V2_PDCR_RXDSEL(1) > + >; > + }; > +}; > + > +&ecspi3 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_ecspi3>; > + cs-gpios = <&gpio4 24 GPIO_ACTIVE_LOW>; > + status = "okay"; > +}; > + > +&fec { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_enet>; > + phy-mode = "rgmii"; > + phy-handle = <&rgmii_phy>; > + status = "okay"; > + > + mdio { > + #address-cells = <1>; > + #size-cells = <0>; > + > + rgmii_phy: ethernet-phy@7 { > + reg = <7>; > + reset-gpios = <&gpio1 25 GPIO_ACTIVE_LOW>; > + reset-assert-us = <10000>; > + }; > + }; > +}; > + > +&i2c2 { > + clock-frequency = <100000>; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_i2c2>; > + status = "okay"; > + > + pmic@8 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_pmic>; > + compatible = "fsl,pfuze100"; > + reg = <0x08>; We usually start property list from compatible and reg. So can you move pinctrl ones after? > + > + regulators { > + sw1a_reg: sw1ab { > + regulator-min-microvolt = <300000>; > + regulator-max-microvolt = <1875000>; > + regulator-boot-on; > + regulator-always-on; > + regulator-ramp-delay = <6250>; > + }; > + > + sw1c_reg: sw1c { > + regulator-min-microvolt = <300000>; > + regulator-max-microvolt = <1875000>; > + regulator-boot-on; > + regulator-always-on; > + regulator-ramp-delay = <6250>; > + }; > + > + sw2_reg: sw2 { > + regulator-min-microvolt = <800000>; > + regulator-max-microvolt = <3300000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + sw3a_reg: sw3a { > + regulator-min-microvolt = <800000>; > + regulator-max-microvolt = <3950000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + sw3b_reg: sw3b { > + regulator-min-microvolt = <800000>; > + regulator-max-microvolt = <3950000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + sw4_reg: sw4 { > + regulator-min-microvolt = <800000>; > + regulator-max-microvolt = <3950000>; > + }; > + > + snvs_reg: vsnvs { > + regulator-min-microvolt = <1200000>; > + regulator-max-microvolt = <3000000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + vref_reg: vrefddr { > + regulator-boot-on; > + regulator-always-on; > + }; > + > + vgen1_reg: vgen1 { > + regulator-min-microvolt = <800000>; > + regulator-max-microvolt = <1550000>; > + }; > + > + vgen2_reg: vgen2 { > + regulator-min-microvolt = <800000>; > + regulator-max-microvolt = <1550000>; > + }; > + > + vgen3_reg: vgen3 { > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <3300000>; > + regulator-always-on; > + regulator-boot-on; > + }; > + > + vgen4_reg: vgen4 { > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <3300000>; > + regulator-always-on; > + regulator-boot-on; > + }; > + > + vgen5_reg: vgen5 { > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <3300000>; > + regulator-always-on; > + regulator-boot-on; > + }; > + > + vgen6_reg: vgen6 { > + regulator-min-microvolt = <2800000>; > + regulator-max-microvolt = <2800000>; > + regulator-always-on; > + regulator-boot-on; > + }; > + }; > + }; > + > + tlv320aic3106: codec@1b { audio-codec as the node name? > + compatible = "ti,tlv320aic3106"; > + reg = <0x1b>; > + #sound-dai-cells = <0>; > + DRVDD-supply = <®_3p3v>; > + AVDD-supply = <®_3p3v>; > + IOVDD-supply = <®_3p3v>; > + DVDD-supply = <®_1p8v>; > + ai3x-ocmv = <0>; > + reset-gpios = <&gpio4 5 GPIO_ACTIVE_LOW>; > + ai3x-gpio-func = < > + 0 /* AIC3X_GPIO1_FUNC_DISABLED */ > + 5 /* AIC3X_GPIO2_FUNC_DIGITAL_MIC_INPUT */ > + >; > + }; > +}; > + > +&iomuxc { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_hog>; > + > + pinctrl_hog: hoggrp { > + fsl,pins = < > + /* CTW6120 IRQ */ > + MX6QDL_PAD_EIM_DA7__GPIO3_IO07 0xb0b1 > + /* SDMMC2 CD/WP */ > + MX6QDL_PAD_KEY_COL4__GPIO4_IO14 0x1b0b0 > + MX6QDL_PAD_KEY_ROW4__GPIO4_IO15 0x1b0b0 > + >; > + }; > + > + pinctrl_audmux: audmuxgrp { > + fsl,pins = < > + MX6QDL_PAD_CSI0_DAT7__AUD3_RXD 0x130b0 > + MX6QDL_PAD_CSI0_DAT4__AUD3_TXC 0x130b0 > + MX6QDL_PAD_CSI0_DAT5__AUD3_TXD 0x110b0 > + MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0 > + /* Audio Clock */ > + MX6QDL_PAD_GPIO_0__CCM_CLKO1 0x130b0 > + >; > + }; > + > + pinctrl_bt: btgrp { > + fsl,pins = < > + /* Bluetooth/wifi enable */ > + MX6QDL_PAD_SD3_DAT6__GPIO6_IO18 0x1b0b1 > + /* Wifi Slow Clock */ > + MX6QDL_PAD_ENET_RXD0__OSC32K_32K_OUT 0x000b0 > + >; > + }; > + > + pinctrl_ecspi3: ecspi3grp { > + fsl,pins = < > + MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO 0x100b1 > + MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI 0x100b1 > + MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK 0x100b1 > + >; > + }; > + > + pinctrl_enet: enetgrp { > + fsl,pins = < > + MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0 > + MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0 > + MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b0b0 > + MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b0b0 > + MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b0b0 > + MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b0b0 > + MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b0b0 > + MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0 > + MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x1b0b0 > + MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b0b0 > + MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x1b0b0 > + MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x1b0b0 > + MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b0b0 > + MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b0b0 > + MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0 > + >; > + }; > + > + pinctrl_enet_irq: enetirqgrp { > + fsl,pins = < > + MX6QDL_PAD_GPIO_6__ENET_IRQ 0x000b1 > + >; > + }; > + > + pinctrl_i2c1: i2c1grp { > + fsl,pins = < > + MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1 > + MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1 > + >; > + }; > + > + pinctrl_i2c2: i2c2grp { > + fsl,pins = < > + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1 > + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1 > + >; > + }; > + > + pinctrl_i2c3: i2c3grp { > + fsl,pins = < > + MX6QDL_PAD_GPIO_5__I2C3_SCL 0x4001b8b1 > + MX6QDL_PAD_GPIO_16__I2C3_SDA 0x4001b8b1 > + >; > + }; > + > + pinctrl_pmic: pmicgrp { > + fsl,pins = < > + /* PMIC INT */ > + MX6QDL_PAD_GPIO_17__GPIO7_IO12 0x1b0b0 > + >; > + }; > + > + pinctrl_pwm2: pwm2grp { > + fsl,pins = < > + MX6QDL_PAD_DISP0_DAT9__PWM2_OUT 0x1b0b1 > + >; > + }; > + > + pinctrl_uart1: uart1grp { > + fsl,pins = < > + MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1 > + MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1 > + >; > + }; > + > + pinctrl_uart2: uart2grp { > + fsl,pins = < > + MX6QDL_PAD_SD3_DAT4__UART2_RX_DATA 0x1b0b1 > + MX6QDL_PAD_SD3_DAT5__UART2_TX_DATA 0x1b0b1 > + MX6QDL_PAD_EIM_D28__UART2_CTS_B 0x1b0b1 > + MX6QDL_PAD_EIM_D29__UART2_RTS_B 0x1b0b1 > + >; > + }; > + > + pinctrl_usdhc3: usdhc3grp { > + fsl,pins = < > + MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17069 > + MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10069 > + MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17069 > + MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17069 > + MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17069 > + MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17069 > + /* WL_EN */ > + MX6QDL_PAD_SD3_DAT7__GPIO6_IO17 0x13059 > + /* WL_IRQ */ > + MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x13059 > + >; > + }; > + > + pinctrl_usdhc3_100mhz: usdhc3grp100mhzgrp { > + fsl,pins = < > + MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170B9 > + MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100B9 > + MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170B9 > + MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170B9 > + MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170B9 > + MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170B9 > + /* WL_EN */ > + MX6QDL_PAD_SD3_DAT7__GPIO6_IO17 0x130B9 > + /* WL_IRQ */ > + MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x130B9 > + >; > + }; > + > + pinctrl_usdhc3_200mhz: usdhc3grp200mhzgrp { > + fsl,pins = < > + MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170F9 > + MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100F9 > + MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170F9 > + MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170F9 > + MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170F9 > + MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170F9 > + /* WL_EN */ > + MX6QDL_PAD_SD3_DAT7__GPIO6_IO17 0x130F9 > + /* WL_IRQ */ > + MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x130F9 > + >; > + }; > + > + pinctrl_gpmi_nand: gpminandgrp { I see that the pinctrl nodes are mostly sorted alphabetically. Can you put this in order? > + fsl,pins = < > + MX6QDL_PAD_NANDF_CLE__NAND_CLE 0xb0b1 > + MX6QDL_PAD_NANDF_ALE__NAND_ALE 0xb0b1 > + MX6QDL_PAD_NANDF_CS0__NAND_CE0_B 0xb0b1 > + MX6QDL_PAD_NANDF_CS1__NAND_CE1_B 0xb0b1 > + MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb0b1 > + MX6QDL_PAD_NANDF_D0__NAND_DATA00 0xb0b1 > + MX6QDL_PAD_NANDF_D1__NAND_DATA01 0xb0b1 > + MX6QDL_PAD_NANDF_D2__NAND_DATA02 0xb0b1 > + MX6QDL_PAD_NANDF_D3__NAND_DATA03 0xb0b1 > + MX6QDL_PAD_NANDF_D4__NAND_DATA04 0xb0b1 > + MX6QDL_PAD_NANDF_D5__NAND_DATA05 0xb0b1 > + MX6QDL_PAD_NANDF_D6__NAND_DATA06 0xb0b1 > + MX6QDL_PAD_NANDF_D7__NAND_DATA07 0xb0b1 > + MX6QDL_PAD_SD4_CMD__NAND_RE_B 0xb0b1 > + MX6QDL_PAD_SD4_CLK__NAND_WE_B 0xb0b1 > + MX6QDL_PAD_NANDF_WP_B__NAND_WP_B 0xb0b1 > + >; > + }; > +}; > + > +&pwm2 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_pwm2>; > + status = "okay"; > +}; > + > +®_arm { > + vin-supply = <&sw1a_reg>; > +}; > + > +®_pu { > + vin-supply = <&sw1c_reg>; > +}; > + > +®_soc { > + vin-supply = <&sw1c_reg>; > +}; > + > +&snvs_poweroff { > + status = "okay"; > +}; > + > +&ssi2 { > + status = "okay"; > +}; > + > +&uart1 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_uart1>; > + status = "okay"; > +}; > + > +&uart2 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_uart2 &pinctrl_bt>; > + uart-has-rtscts; > + status = "okay"; > +}; > + > +&gpmi { The labeling nodes are sorted alphabetically. Can you put this one in order? > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_gpmi_nand>; > + status = "okay"; > +}; > + > +&usbh1 { > + vbus-supply = <®_usb_h1_vbus>; > + status = "okay"; > +}; > + > +&usbotg { > + vbus-supply = <®_usb_otg_vbus>; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_usbotg_var>; > + disable-over-current; > + dr_mode = "host"; > + status = "okay"; > +}; > + > +&usbphy1 { > + fsl,tx-d-cal = <0x5>; > +}; > + > +&usbphy2 { > + fsl,tx-d-cal = <0x5>; > +}; > + > +&usdhc1 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_usdhc1>; > + non-removable; > + keep-power-in-suspend; > + status = "okay"; > +}; > + > +&usdhc3 { > + pinctrl-names = "default", "state_100mhz", "state_200mhz"; > + pinctrl-0 = <&pinctrl_usdhc3>; > + pinctrl-1 = <&pinctrl_usdhc3_100mhz>; > + pinctrl-2 = <&pinctrl_usdhc3_200mhz>; > + bus-width = <4>; > + vmmc-supply = <®_wl18xx_vmmc>; > + non-removable; > + wakeup-source; > + keep-power-in-suspend; > + cap-power-off-card; > + #address-cells = <1>; > + #size-cells = <0>; > + status = "okay"; > + > + wifi: wifi@2 { > + compatible = "ti,wl1835"; > + reg = <2>; > + interrupt-parent = <&gpio6>; > + interrupts = <17 IRQ_TYPE_EDGE_RISING>; > + ref-clock-frequency = <38400000>; > + }; > +}; > + > +®_vdd1p1 { > + vin-supply = <&vgen5_reg>; > +}; > + > +®_vdd2p5 { Ditto Shawn > + vin-supply = <&vgen5_reg>; > +}; > -- > 2.34.1 >