From: Lukas Wunner <lukas@wunner.de>
To: Mario Limonciello <mario.limonciello@amd.com>
Cc: "Bjorn Helgaas" <bhelgaas@google.com>,
"Rafael J . Wysocki" <rjw@rjwysocki.net>,
"Mika Westerberg" <mika.westerberg@linux.intel.com>,
"Hans de Goede" <hdegoede@redhat.com>,
iain@orangesquash.org.uk,
"Shyam Sundar S K" <Shyam-sundar.S-k@amd.com>,
"open list:PCI SUBSYSTEM" <linux-pci@vger.kernel.org>,
"Ilpo Järvinen" <ilpo.jarvinen@linux.intel.com>,
stable@vger.kernel.org
Subject: Re: [PATCH v21] PCI: Avoid D3 at suspend for AMD PCIe root ports w/ USB4 controllers
Date: Tue, 3 Oct 2023 22:29:29 +0200 [thread overview]
Message-ID: <20231003202929.GA28239@wunner.de> (raw)
In-Reply-To: <33524298-88fe-461e-afdd-85f0763beec9@amd.com>
On Tue, Oct 03, 2023 at 03:16:47PM -0500, Mario Limonciello wrote:
> On 10/3/2023 15:00, Lukas Wunner wrote:
> > The pcie_find_root_port() function you're
> > using here will walk up the hierarchy until it finds the Root Port,
> > i.e. it's specifically for the case where there are switches between
> > the USB controller and Root Port (which I think you want to exclude).
> > I would have expected that you just call pci_upstream_bridge(dev) once
> > and check whether the returned device is a PCI_EXP_TYPE_ROOT_PORT.
> >
>
> Is there an advantage to using pci_upstream_bridge() given it's just one
> step up with pcie_find_root_port()?
Not really, no. The information I was missing is that these Device IDs
are unique to the SoC and will never appear in a Thunderbolt-attached
device.
> That's exactly what I was worried about - what if other callers end up using
> pci_d3cold_disable/pci_d3cold_enable for some reason. We're all fighting for
> the same policy bits.
>
> This being said, I am tending to agree with Bjorn, it's better to just clear
> the PME bits.
Fair enough, I'm sorry I led you down the wrong path with that
suggestion. I guess no_d3cold is generally only useful for the
"D3cold is known to be broken *permanently*" use case. Incidentally,
there's only a single driver in the tree calling pci_d3cold_enable()
and that's i915. And it likewise disables and re-enables the flag at
the Root Port, just like you did.
Thanks,
Lukas
prev parent reply other threads:[~2023-10-03 20:29 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-10-02 18:09 [PATCH v21] PCI: Avoid D3 at suspend for AMD PCIe root ports w/ USB4 controllers Mario Limonciello
2023-10-03 9:41 ` Mika Westerberg
2023-10-03 17:24 ` Bjorn Helgaas
2023-10-03 18:06 ` Mario Limonciello
2023-10-03 18:31 ` Bjorn Helgaas
2023-10-03 18:37 ` Mario Limonciello
2023-10-03 19:16 ` Bjorn Helgaas
2023-10-03 19:24 ` Mario Limonciello
2023-10-03 19:59 ` Bjorn Helgaas
2023-10-03 20:02 ` Mario Limonciello
2023-10-03 20:00 ` Lukas Wunner
2023-10-03 20:16 ` Mario Limonciello
2023-10-03 20:29 ` Lukas Wunner [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20231003202929.GA28239@wunner.de \
--to=lukas@wunner.de \
--cc=Shyam-sundar.S-k@amd.com \
--cc=bhelgaas@google.com \
--cc=hdegoede@redhat.com \
--cc=iain@orangesquash.org.uk \
--cc=ilpo.jarvinen@linux.intel.com \
--cc=linux-pci@vger.kernel.org \
--cc=mario.limonciello@amd.com \
--cc=mika.westerberg@linux.intel.com \
--cc=rjw@rjwysocki.net \
--cc=stable@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.