All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20231020072140.900967-8-apatel@ventanamicro.com>

diff --git a/a/1.txt b/N1/1.txt
index a2a2028..f0c3730 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -73,3 +73,9 @@ index 27afb0b74ea7..c21cdef254e7 100644
  EARLYCON_DECLARE(sbi, early_sbi_setup);
 -- 
 2.34.1
+
+
+_______________________________________________
+linux-riscv mailing list
+linux-riscv@lists.infradead.org
+http://lists.infradead.org/mailman/listinfo/linux-riscv
diff --git a/a/content_digest b/N1/content_digest
index b1261cc..e189371 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -2,7 +2,21 @@
  "From\0Anup Patel <apatel@ventanamicro.com>\0"
  "Subject\0[PATCH v3 7/9] tty/serial: Add RISC-V SBI debug console based earlycon\0"
  "Date\0Fri, 20 Oct 2023 12:51:38 +0530\0"
- "To\0kvm-riscv@lists.infradead.org\0"
+ "To\0Paolo Bonzini <pbonzini@redhat.com>"
+  Atish Patra <atishp@atishpatra.org>
+  Palmer Dabbelt <palmer@dabbelt.com>
+  Paul Walmsley <paul.walmsley@sifive.com>
+  Greg Kroah-Hartman <gregkh@linuxfoundation.org>
+ " Jiri Slaby <jirislaby@kernel.org>\0"
+ "Cc\0Conor Dooley <conor@kernel.org>"
+  Andrew Jones <ajones@ventanamicro.com>
+  kvm@vger.kernel.org
+  kvm-riscv@lists.infradead.org
+  linux-riscv@lists.infradead.org
+  linux-serial@vger.kernel.org
+  linuxppc-dev@lists.ozlabs.org
+  linux-kernel@vger.kernel.org
+ " Anup Patel <apatel@ventanamicro.com>\0"
  "\00:1\0"
  "b\0"
  "We extend the existing RISC-V SBI earlycon support to use the new\n"
@@ -79,6 +93,12 @@
  " }\n"
  " EARLYCON_DECLARE(sbi, early_sbi_setup);\n"
  "-- \n"
- 2.34.1
+ "2.34.1\n"
+ "\n"
+ "\n"
+ "_______________________________________________\n"
+ "linux-riscv mailing list\n"
+ "linux-riscv@lists.infradead.org\n"
+ http://lists.infradead.org/mailman/listinfo/linux-riscv
 
-38113879482e0827318f62afbbc4e8a23be940a905e2e20265cfed4b51664f5f
+0e508ba60cb11bdc4819a224f6620a55defc6da81477af18db47625c00741a6e

diff --git a/a/content_digest b/N2/content_digest
index b1261cc..0d9cba8 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -2,7 +2,21 @@
  "From\0Anup Patel <apatel@ventanamicro.com>\0"
  "Subject\0[PATCH v3 7/9] tty/serial: Add RISC-V SBI debug console based earlycon\0"
  "Date\0Fri, 20 Oct 2023 12:51:38 +0530\0"
- "To\0kvm-riscv@lists.infradead.org\0"
+ "To\0Paolo Bonzini <pbonzini@redhat.com>"
+  Atish Patra <atishp@atishpatra.org>
+  Palmer Dabbelt <palmer@dabbelt.com>
+  Paul Walmsley <paul.walmsley@sifive.com>
+  Greg Kroah-Hartman <gregkh@linuxfoundation.org>
+ " Jiri Slaby <jirislaby@kernel.org>\0"
+ "Cc\0Conor Dooley <conor@kernel.org>"
+  Andrew Jones <ajones@ventanamicro.com>
+  kvm@vger.kernel.org
+  kvm-riscv@lists.infradead.org
+  linux-riscv@lists.infradead.org
+  linux-serial@vger.kernel.org
+  linuxppc-dev@lists.ozlabs.org
+  linux-kernel@vger.kernel.org
+ " Anup Patel <apatel@ventanamicro.com>\0"
  "\00:1\0"
  "b\0"
  "We extend the existing RISC-V SBI earlycon support to use the new\n"
@@ -81,4 +95,4 @@
  "-- \n"
  2.34.1
 
-38113879482e0827318f62afbbc4e8a23be940a905e2e20265cfed4b51664f5f
+e606522bf3118d800a7b80a43ff43dfffa543df939a571d490021046216c2ca6

diff --git a/a/content_digest b/N3/content_digest
index b1261cc..ed34223 100644
--- a/a/content_digest
+++ b/N3/content_digest
@@ -2,7 +2,21 @@
  "From\0Anup Patel <apatel@ventanamicro.com>\0"
  "Subject\0[PATCH v3 7/9] tty/serial: Add RISC-V SBI debug console based earlycon\0"
  "Date\0Fri, 20 Oct 2023 12:51:38 +0530\0"
- "To\0kvm-riscv@lists.infradead.org\0"
+ "To\0Paolo Bonzini <pbonzini@redhat.com>"
+  Atish Patra <atishp@atishpatra.org>
+  Palmer Dabbelt <palmer@dabbelt.com>
+  Paul Walmsley <paul.walmsley@sifive.com>
+  Greg Kroah-Hartman <gregkh@linuxfoundation.org>
+ " Jiri Slaby <jirislaby@kernel.org>\0"
+ "Cc\0Anup Patel <apatel@ventanamicro.com>"
+  linux-serial@vger.kernel.org
+  kvm@vger.kernel.org
+  linux-kernel@vger.kernel.org
+  Conor Dooley <conor@kernel.org>
+  kvm-riscv@lists.infradead.org
+  linux-riscv@lists.infradead.org
+  linuxppc-dev@lists.ozlabs.org
+ " Andrew Jones <ajones@ventanamicro.com>\0"
  "\00:1\0"
  "b\0"
  "We extend the existing RISC-V SBI earlycon support to use the new\n"
@@ -81,4 +95,4 @@
  "-- \n"
  2.34.1
 
-38113879482e0827318f62afbbc4e8a23be940a905e2e20265cfed4b51664f5f
+ee385d9b86d58976b57b0e66a623001fbe4a76acfddb4d72eb70d964c9115191

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.