All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20231023-impulse-quickness-4c7076e6eb58@spud>

diff --git a/a/2.txt b/N1/2.txt
index e409076..8133cf0 100644
--- a/a/2.txt
+++ b/N1/2.txt
@@ -1,4 +1,4 @@
 _______________________________________________
-linux-riscv mailing list
-linux-riscv@lists.infradead.org
-http://lists.infradead.org/mailman/listinfo/linux-riscv
+linux-arm-kernel mailing list
+linux-arm-kernel@lists.infradead.org
+http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
diff --git a/a/content_digest b/N1/content_digest
index 91d2772..e45aef6 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -7,29 +7,31 @@
  "Subject\0Re: [RFC PATCH v2 07/10] perf: RISC-V: Move T-Head PMU to CPU feature alternative framework\0"
  "Date\0Mon, 23 Oct 2023 09:26:09 +0100\0"
  "To\0Yu-Chien Peter Lin <peterlin@andestech.com>\0"
- "Cc\0mark.rutland@arm.com"
-  heiko@sntech.de
+ "Cc\0paul.walmsley@sifive.com"
+  palmer@dabbelt.com
+  aou@eecs.berkeley.edu
+  will@kernel.org
+  mark.rutland@arm.com
   atishp@atishpatra.org
+  anup@brainfault.org
   conor.dooley@microchip.com
-  guoren@kernel.org
+  evan@rivosinc.com
   jszhang@kernel.org
-  linux-riscv@lists.infradead.org
-  will@kernel.org
-  samuel@sholland.org
-  anup@brainfault.org
-  dminus@andestech.com
-  dylan@andestech.com
   ajones@ventanamicro.com
-  aou@eecs.berkeley.edu
-  prabhakar.mahadev-lad.rj@bp.renesas.com
-  locus84@andestech.com
-  tim609@andestech.com
-  paul.walmsley@sifive.com
-  linux-arm-kernel@lists.infradead.org
   rdunlap@infradead.org
+  heiko@sntech.de
+  samuel@sholland.org
+  guoren@kernel.org
+  prabhakar.mahadev-lad.rj@bp.renesas.com
+  uwu@icenowy.me
+  sunilvl@ventanamicro.com
+  linux-riscv@lists.infradead.org
   linux-kernel@vger.kernel.org
-  evan@rivosinc.com
- " palmer@dabbelt.com\0"
+  linux-arm-kernel@lists.infradead.org
+  tim609@andestech.com
+  dylan@andestech.com
+  locus84@andestech.com
+ " dminus@andestech.com\0"
  "\02:1.1\0"
  "b\0"
  "On Sun, Oct 22, 2023 at 05:09:09PM +0800, Yu-Chien Peter Lin wrote:\n"
@@ -159,8 +161,8 @@
  "\01:2\0"
  "b\0"
  "_______________________________________________\n"
- "linux-riscv mailing list\n"
- "linux-riscv@lists.infradead.org\n"
- http://lists.infradead.org/mailman/listinfo/linux-riscv
+ "linux-arm-kernel mailing list\n"
+ "linux-arm-kernel@lists.infradead.org\n"
+ http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
 
-106b910e02e5dc112b10673b6877def43537bdbbbcfeee3c1a19865ed90729c6
+20a1b45ff8bdc81c5d08a97cb3da909bb4a54b6e8f3e12f833f1deaca2895c8a

diff --git a/a/1.1.hdr b/a/1.1.hdr
deleted file mode 100644
index 5a32186..0000000
--- a/a/1.1.hdr
+++ /dev/null
@@ -1,3 +0,0 @@
-Content-Type: text/plain; charset=us-ascii
-Content-Disposition: inline
-Content-Transfer-Encoding: quoted-printable
diff --git a/a/1.2.hdr b/a/1.2.hdr
deleted file mode 100644
index 5e5352c..0000000
--- a/a/1.2.hdr
+++ /dev/null
@@ -1 +0,0 @@
-Content-Type: application/pgp-signature; name="signature.asc"
diff --git a/a/1.1.txt b/N2/1.txt
similarity index 100%
rename from a/1.1.txt
rename to N2/1.txt
diff --git a/a/1.2.bin b/N2/2.bin
similarity index 100%
rename from a/1.2.bin
rename to N2/2.bin
diff --git a/a/2.hdr b/N2/2.hdr
index 4b86001..5e5352c 100644
--- a/a/2.hdr
+++ b/N2/2.hdr
@@ -1,4 +1 @@
-Content-Type: text/plain; charset="us-ascii"
-MIME-Version: 1.0
-Content-Transfer-Encoding: 7bit
-Content-Disposition: inline
+Content-Type: application/pgp-signature; name="signature.asc"
diff --git a/a/2.txt b/a/2.txt
deleted file mode 100644
index e409076..0000000
--- a/a/2.txt
+++ /dev/null
@@ -1,4 +0,0 @@
-_______________________________________________
-linux-riscv mailing list
-linux-riscv@lists.infradead.org
-http://lists.infradead.org/mailman/listinfo/linux-riscv
diff --git a/a/content_digest b/N2/content_digest
index 91d2772..3f8c08a 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -7,30 +7,32 @@
  "Subject\0Re: [RFC PATCH v2 07/10] perf: RISC-V: Move T-Head PMU to CPU feature alternative framework\0"
  "Date\0Mon, 23 Oct 2023 09:26:09 +0100\0"
  "To\0Yu-Chien Peter Lin <peterlin@andestech.com>\0"
- "Cc\0mark.rutland@arm.com"
-  heiko@sntech.de
+ "Cc\0paul.walmsley@sifive.com"
+  palmer@dabbelt.com
+  aou@eecs.berkeley.edu
+  will@kernel.org
+  mark.rutland@arm.com
   atishp@atishpatra.org
+  anup@brainfault.org
   conor.dooley@microchip.com
-  guoren@kernel.org
+  evan@rivosinc.com
   jszhang@kernel.org
-  linux-riscv@lists.infradead.org
-  will@kernel.org
-  samuel@sholland.org
-  anup@brainfault.org
-  dminus@andestech.com
-  dylan@andestech.com
   ajones@ventanamicro.com
-  aou@eecs.berkeley.edu
-  prabhakar.mahadev-lad.rj@bp.renesas.com
-  locus84@andestech.com
-  tim609@andestech.com
-  paul.walmsley@sifive.com
-  linux-arm-kernel@lists.infradead.org
   rdunlap@infradead.org
+  heiko@sntech.de
+  samuel@sholland.org
+  guoren@kernel.org
+  prabhakar.mahadev-lad.rj@bp.renesas.com
+  uwu@icenowy.me
+  sunilvl@ventanamicro.com
+  linux-riscv@lists.infradead.org
   linux-kernel@vger.kernel.org
-  evan@rivosinc.com
- " palmer@dabbelt.com\0"
- "\02:1.1\0"
+  linux-arm-kernel@lists.infradead.org
+  tim609@andestech.com
+  dylan@andestech.com
+  locus84@andestech.com
+ " dminus@andestech.com\0"
+ "\01:1\0"
  "b\0"
  "On Sun, Oct 22, 2023 at 05:09:09PM +0800, Yu-Chien Peter Lin wrote:\n"
  "> On Fri, Oct 20, 2023 at 10:05:20AM +0100, Conor Dooley wrote:\n"
@@ -146,7 +148,7 @@
  "\n"
  "Cheers,\n"
  Conor.
- "\02:1.2\0"
+ "\01:2\0"
  "fn\0signature.asc\0"
  "b\0"
  "-----BEGIN PGP SIGNATURE-----\n"
@@ -156,11 +158,5 @@
  "ghfe/MYLiGfgoqr9D49LM1GCA8RFSAo=\n"
  "=vkex\n"
  "-----END PGP SIGNATURE-----\n"
- "\01:2\0"
- "b\0"
- "_______________________________________________\n"
- "linux-riscv mailing list\n"
- "linux-riscv@lists.infradead.org\n"
- http://lists.infradead.org/mailman/listinfo/linux-riscv
 
-106b910e02e5dc112b10673b6877def43537bdbbbcfeee3c1a19865ed90729c6
+637e9bd032352fcb084d2e7bcc7126e3c2b4b406cddc158e2eb886ac2fd22bca

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.