From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f173.google.com (mail-pl1-f173.google.com [209.85.214.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 03ED5125B8 for ; Sun, 7 Jan 2024 06:27:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="UHyaU4SC" Received: by mail-pl1-f173.google.com with SMTP id d9443c01a7336-1d40eec5e12so6452325ad.1 for ; Sat, 06 Jan 2024 22:27:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1704608823; x=1705213623; darn=lists.linux.dev; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date:from:to :cc:subject:date:message-id:reply-to; bh=iW5VT/4eLpp7PKquWlruWMTFNJDHZ9lSGytu3Jmlq4E=; b=UHyaU4SCnnW+OHEZSJ+r9PXbqvjPF5MA2IE2V09UXuwNwo54reVI8mQxEVdAX+gDfI O2vz2V6Lmwo+JQWaGMBy4m9ZKpYjXP9mZA/pcsIdygn9dinN8TcEzumq8zdjaum0tZDC +EPU+h84byBAXigrI7cQ7D0FLcwtQJd3oVHeuRV9zoERq8YntW+cNX6prHX6AYzGnj7w GVwQFVYVeaHtj6URDyjO+uaJXFzQKaIVv6fYjjqkVM/rQt2xAsYvDxHwHUXTbI6Ru/q0 2BaiX4pE0A/RI1s66PF8vw2cXvQqAqTSJEMLv86G0BP4TC3dwNA3h3pTH7K2oMJznRbN 5LfA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704608823; x=1705213623; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=iW5VT/4eLpp7PKquWlruWMTFNJDHZ9lSGytu3Jmlq4E=; b=eda/dUCfBTZDpSbqt0CwibDRJJTyu01SdhQwnuH66DNCmCwQmL4g1FqfSY6pAW5vEx etVAkkeNXzFTVInUXYGBBqJhinczg64A+CUXCMX7yntZSmRdrEE2qU5RYhlNOrJUc+Wo MR+vsXzSwO5+s0/8K3urM+NKgc/CVfYfFQOZFqHM7xRzSxzIdalXT+f1hiVdURYDUQj1 QXE713x2hhTNP9j/sc0PMf0LdQkJRAqscvoLlStmR4hj6auoyqc5rPGQNXBZqas+Prmj Aibs8bWAD3dxjA1UvMYQe2zz9EHNxR4yc5gJ2p9hu9b6GtfEMxl49dtj68W28PbEg+jS cqZQ== X-Gm-Message-State: AOJu0YwJU46luZd6Q2arkn8f1Jv5hLJe+o7uZoWfLdCKxkjm+6Ez30SS /dkuy/Ks0x3JNSIQ2YE1pyoI+BCpznMs X-Google-Smtp-Source: AGHT+IF9EIsAdvfe7SNGb3Xs8d3OsvAgoF/ITk2xEdFgJKxUc+1zTbZHj5eHo35V0G3bc6Ra+uzqcw== X-Received: by 2002:a17:902:b70f:b0:1d4:e2bc:88f2 with SMTP id d15-20020a170902b70f00b001d4e2bc88f2mr2077033pls.88.1704608823306; Sat, 06 Jan 2024 22:27:03 -0800 (PST) Received: from thinkpad ([103.197.115.97]) by smtp.gmail.com with ESMTPSA id b9-20020a170902b60900b001d4c984e02bsm3906425pls.11.2024.01.06.22.26.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 06 Jan 2024 22:27:02 -0800 (PST) Date: Sun, 7 Jan 2024 11:56:54 +0530 From: Manivannan Sadhasivam To: Frank Li Cc: krzysztof.kozlowski@linaro.org, bhelgaas@google.com, conor+dt@kernel.org, devicetree@vger.kernel.org, festevam@gmail.com, helgaas@kernel.org, hongxing.zhu@nxp.com, imx@lists.linux.dev, kernel@pengutronix.de, krzysztof.kozlowski+dt@linaro.org, kw@linux.com, l.stach@pengutronix.de, linux-arm-kernel@lists.infradead.org, linux-imx@nxp.com, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, lpieralisi@kernel.org, robh@kernel.org, s.hauer@pengutronix.de, shawnguo@kernel.org Subject: Re: [PATCH v7 16/16] PCI: imx6: Add iMX95 Endpoint (EP) function support Message-ID: <20240107062654.GO3416@thinkpad> References: <20231227182727.1747435-1-Frank.Li@nxp.com> <20231227182727.1747435-17-Frank.Li@nxp.com> Precedence: bulk X-Mailing-List: imx@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20231227182727.1747435-17-Frank.Li@nxp.com> On Wed, Dec 27, 2023 at 01:27:27PM -0500, Frank Li wrote: Subject: PCI: imx6: Add iMX95 Endpoint (EP) support > Add iMX95 EP function support and add 64bit address support. Internal bus Remove 'function' as that refers to endpoint function. > bridge for PCI support 64bit dma address in iMX95. So set call > dma_set_mask_and_coherent(dev, DMA_BIT_MASK(64)). > 'Hence, call dma_set_mask_and_coherent() to set 64 bit DMA mask.' > Signed-off-by: Frank Li > --- > > Notes: > Change from v3 to v4 > - change align to 4k for imx95 > Change from v1 to v3 > - new patches at v3 > > drivers/pci/controller/dwc/pci-imx6.c | 45 +++++++++++++++++++++++++++ > 1 file changed, 45 insertions(+) > > diff --git a/drivers/pci/controller/dwc/pci-imx6.c b/drivers/pci/controller/dwc/pci-imx6.c > index 6a58fd63a9dd2..00ec59867c17b 100644 > --- a/drivers/pci/controller/dwc/pci-imx6.c > +++ b/drivers/pci/controller/dwc/pci-imx6.c > @@ -75,6 +75,7 @@ enum imx6_pcie_variants { > IMX8MQ_EP, > IMX8MM_EP, > IMX8MP_EP, > + IMX95_EP, > }; > > #define IMX6_PCIE_FLAG_IMX6_PHY BIT(0) > @@ -84,6 +85,7 @@ enum imx6_pcie_variants { > #define IMX6_PCIE_FLAG_HAS_APP_RESET BIT(4) > #define IMX6_PCIE_FLAG_HAS_PHY_RESET BIT(5) > #define IMX6_PCIE_FLAG_HAS_SERDES BIT(6) > +#define IMX6_PCIE_FLAG_SUPPORT_64BIT BIT(7) > > #define imx6_check_flag(pci, val) (pci->drvdata->flags & val) > > @@ -620,6 +622,7 @@ static int imx6_pcie_enable_ref_clk(struct imx6_pcie *imx6_pcie) > break; > case IMX7D: > case IMX95: > + case IMX95_EP: > break; > case IMX8MM: > case IMX8MM_EP: > @@ -1063,6 +1066,23 @@ static const struct pci_epc_features imx8m_pcie_epc_features = { > .align = SZ_64K, > }; > > +/* > + * BAR# | Default BAR enable | Default BAR Type | Default BAR Size | BAR Sizing Scheme > + * ================================================================================================ > + * BAR0 | Enable | 64-bit | 1 MB | Programmable Size > + * BAR1 | Disable | 32-bit | 64 KB | Fixed Size > + * | (BAR0 is 64-bit) | if BAR0 is 32-bit | | As Bar0 is 64bit I couldn't understand above. And not aligned properly. > + * BAR2 | Enable | 32-bit | 1 MB | Programmable Size > + * BAR3 | Enable | 32-bit | 64 KB | Programmable Size > + * BAR4 | Enable | 32-bit | 1M | Programmable Size > + * BAR5 | Enable | 32-bit | 64 KB | Programmable Size > + */ > +static const struct pci_epc_features imx95_pcie_epc_features = { > + .msi_capable = true, > + .bar_fixed_size[1] = SZ_64K, > + .align = SZ_4K, > +}; > + > static const struct pci_epc_features* > imx6_pcie_ep_get_features(struct dw_pcie_ep *ep) > { > @@ -1105,6 +1125,14 @@ static int imx6_add_pcie_ep(struct imx6_pcie *imx6_pcie, > > pci->dbi_base2 = pci->dbi_base + pcie_dbi2_offset; > > + /* Use FIXME here. - Mani > + * db2 information should fetch from dtb file. dw_pcie_ep_init() can get dbi_base2 from > + * "dbi2" if pci->dbi_base2 is NULL. All code related pcie_dbi2_offset should be removed > + * after all dts added "dbi2" reg. > + */ > + if (imx6_pcie->drvdata->variant == IMX95_EP) > + pci->dbi_base2 = NULL; > + > ret = dw_pcie_ep_init(ep); > if (ret) { > dev_err(dev, "failed to initialize endpoint\n"); > @@ -1355,6 +1383,9 @@ static int imx6_pcie_probe(struct platform_device *pdev) > "unable to find iomuxc registers\n"); > } > > + if (imx6_check_flag(imx6_pcie, IMX6_PCIE_FLAG_SUPPORT_64BIT)) > + dma_set_mask_and_coherent(dev, DMA_BIT_MASK(64)); > + > /* Grab PCIe PHY Tx Settings */ > if (of_property_read_u32(node, "fsl,tx-deemph-gen1", > &imx6_pcie->tx_deemph_gen1)) > @@ -1557,6 +1588,19 @@ static const struct imx6_pcie_drvdata drvdata[] = { > .mode_mask[0] = IMX6Q_GPR12_DEVICE_TYPE, > .epc_features = &imx8m_pcie_epc_features, > }, > + [IMX95_EP] = { > + .variant = IMX95_EP, > + .flags = IMX6_PCIE_FLAG_HAS_SERDES | > + IMX6_PCIE_FLAG_SUPPORT_64BIT, > + .clk_names = {"pcie_bus", "pcie", "pcie_phy", "pcie_aux"}, > + .ltssm_off = IMX95_PE0_GEN_CTRL_3, > + .ltssm_mask = IMX95_PCIE_LTSSM_EN, > + .mode_off[0] = IMX95_PE0_GEN_CTRL_1, > + .mode_mask[0] = IMX95_PCIE_DEVICE_TYPE, > + .init_phy = imx95_pcie_init_phy, > + .epc_features = &imx95_pcie_epc_features, > + .mode = DW_PCIE_EP_TYPE, > + }, > }; > > static const struct of_device_id imx6_pcie_of_match[] = { > @@ -1571,6 +1615,7 @@ static const struct of_device_id imx6_pcie_of_match[] = { > { .compatible = "fsl,imx8mq-pcie-ep", .data = &drvdata[IMX8MQ_EP], }, > { .compatible = "fsl,imx8mm-pcie-ep", .data = &drvdata[IMX8MM_EP], }, > { .compatible = "fsl,imx8mp-pcie-ep", .data = &drvdata[IMX8MP_EP], }, > + { .compatible = "fsl,imx95-pcie-ep", .data = &drvdata[IMX95_EP], }, > {}, > }; > > -- > 2.34.1 > -- மணிவண்ணன் சதாசிவம் From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 877C2C47073 for ; Sun, 7 Jan 2024 06:31:46 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=nuNZOlxxCvHf/6fhL+RItJMArvtZl+0L0T4IU6DxNVk=; b=4aKqT3Lxe9b/Q7 y76aBLDDV2bgUXBIecdHuXV41xY4ITB7LJgpfymMNH7o+XCmM9BavP2Aq3VsIpJSxFX5Uq7Ih+EvO IzNdfDNj3cbitJfqGZvr9TSfNSyWpPzHsQ0UO7w6RTEXAFp+CdyIZ3odI8KExaJxW2tpHQvw2vabz kZ1EGOu7Zixs7ena7XDUkR5z1RdeMW9rGoB/hrGfrT5PzBoJpcLcBTGSssIzxpbycc3DoY5GZ4jvN dC01uVJv3JLv3mKhCh0XgoYSIxnhdIQ9YfG3C7jjrqLWIb6v7Fi3BfCSaRhWgUDC0l9eeMHs1ZhIk 28cKA9q6TaAgJYamyj2g==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1rMMcp-002SuK-05; Sun, 07 Jan 2024 06:27:11 +0000 Received: from mail-pj1-x1033.google.com ([2607:f8b0:4864:20::1033]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1rMMci-002Stl-2h for linux-arm-kernel@lists.infradead.org; Sun, 07 Jan 2024 06:27:09 +0000 Received: by mail-pj1-x1033.google.com with SMTP id 98e67ed59e1d1-28bc870c540so784967a91.2 for ; Sat, 06 Jan 2024 22:27:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1704608823; x=1705213623; darn=lists.infradead.org; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date:from:to :cc:subject:date:message-id:reply-to; bh=iW5VT/4eLpp7PKquWlruWMTFNJDHZ9lSGytu3Jmlq4E=; b=euGqSyCA3oMOdZliMM6nZ6OBpzMu4ROVOmbljOqtz5/v+/YZYgbp0U1hw5vWt2uJ6p Ph/470Mo5atFa8cLKpp5s6YMP+1YO0/Io5vqDyM4DWfVdtA0kKBYjfNE+L0+/m4jrLtt 126yRhjkb8LjDamegEOW5kT3snzHSIw0BSJr29dJzKnw7dx8UJu1YQNGxLlI/wzpn0Nk cypNhpCHP/21la7BjgivmO85+bGB0IPQf0lLL9nbtV022KbyZ09jdl7YTaiqpr1h818E kLRqDP3c94vQbXNYYHhXSOer0LviGESRdXTPk/+Yo1bHUKeVCORoM8TmuLXhB4+SGHMA gvaQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704608823; x=1705213623; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=iW5VT/4eLpp7PKquWlruWMTFNJDHZ9lSGytu3Jmlq4E=; b=kyUUP4WkcOXj1Uwa3SUWsLGzUqQm5ZoW5kclx/GEZATjdjsEd+kdS/c9ZWHfiXnDYT dkDkz8eI2kID9n/JJpFqwfCSdXW6U73yeq0rt8Jc7/19WAGP27SJRDZXQfz80zA6D+IP +ABjSPISS1bCdo4jqTIxtMo+EZrM22qlS2izDuJNtwNLOyEwwCEEwdpWnmJ8vH9NTV5R WLH8326UWfi51H0EI6dlrsyc7/9j/RPB4GcLSE+FM91lC7W8776lNo3tD2wDwd8gHBKj 5JeX6cy0dFEA0QXA81qwMG4w9sQCOB9cAmwfoemG6HGmq7xBt0LfUehkcCZ4T6MxDSpC mCPg== X-Gm-Message-State: AOJu0Yws5GqbN96Fe0WuiCz1ZgjEy7nOsOPpEPDULJwuQM8SWIKQBGf1 gFQOVffj4Ndrzvv23QXX8VYY+ER1Wvje X-Google-Smtp-Source: AGHT+IF9EIsAdvfe7SNGb3Xs8d3OsvAgoF/ITk2xEdFgJKxUc+1zTbZHj5eHo35V0G3bc6Ra+uzqcw== X-Received: by 2002:a17:902:b70f:b0:1d4:e2bc:88f2 with SMTP id d15-20020a170902b70f00b001d4e2bc88f2mr2077033pls.88.1704608823306; Sat, 06 Jan 2024 22:27:03 -0800 (PST) Received: from thinkpad ([103.197.115.97]) by smtp.gmail.com with ESMTPSA id b9-20020a170902b60900b001d4c984e02bsm3906425pls.11.2024.01.06.22.26.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 06 Jan 2024 22:27:02 -0800 (PST) Date: Sun, 7 Jan 2024 11:56:54 +0530 From: Manivannan Sadhasivam To: Frank Li Cc: krzysztof.kozlowski@linaro.org, bhelgaas@google.com, conor+dt@kernel.org, devicetree@vger.kernel.org, festevam@gmail.com, helgaas@kernel.org, hongxing.zhu@nxp.com, imx@lists.linux.dev, kernel@pengutronix.de, krzysztof.kozlowski+dt@linaro.org, kw@linux.com, l.stach@pengutronix.de, linux-arm-kernel@lists.infradead.org, linux-imx@nxp.com, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, lpieralisi@kernel.org, robh@kernel.org, s.hauer@pengutronix.de, shawnguo@kernel.org Subject: Re: [PATCH v7 16/16] PCI: imx6: Add iMX95 Endpoint (EP) function support Message-ID: <20240107062654.GO3416@thinkpad> References: <20231227182727.1747435-1-Frank.Li@nxp.com> <20231227182727.1747435-17-Frank.Li@nxp.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20231227182727.1747435-17-Frank.Li@nxp.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240106_222704_899705_7A6F4397 X-CRM114-Status: GOOD ( 24.50 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org T24gV2VkLCBEZWMgMjcsIDIwMjMgYXQgMDE6Mjc6MjdQTSAtMDUwMCwgRnJhbmsgTGkgd3JvdGU6 CgpTdWJqZWN0OiBQQ0k6IGlteDY6IEFkZCBpTVg5NSBFbmRwb2ludCAoRVApIHN1cHBvcnQKCj4g QWRkIGlNWDk1IEVQIGZ1bmN0aW9uIHN1cHBvcnQgYW5kIGFkZCA2NGJpdCBhZGRyZXNzIHN1cHBv cnQuIEludGVybmFsIGJ1cwoKUmVtb3ZlICdmdW5jdGlvbicgYXMgdGhhdCByZWZlcnMgdG8gZW5k cG9pbnQgZnVuY3Rpb24uCgo+IGJyaWRnZSBmb3IgUENJIHN1cHBvcnQgNjRiaXQgZG1hIGFkZHJl c3MgaW4gaU1YOTUuIFNvIHNldCBjYWxsCj4gZG1hX3NldF9tYXNrX2FuZF9jb2hlcmVudChkZXYs IERNQV9CSVRfTUFTSyg2NCkpLgo+IAoKJ0hlbmNlLCBjYWxsIGRtYV9zZXRfbWFza19hbmRfY29o ZXJlbnQoKSB0byBzZXQgNjQgYml0IERNQSBtYXNrLicKCj4gU2lnbmVkLW9mZi1ieTogRnJhbmsg TGkgPEZyYW5rLkxpQG54cC5jb20+Cj4gLS0tCj4gCj4gTm90ZXM6Cj4gICAgIENoYW5nZSBmcm9t IHYzIHRvIHY0Cj4gICAgIC0gY2hhbmdlIGFsaWduIHRvIDRrIGZvciBpbXg5NQo+ICAgICBDaGFu Z2UgZnJvbSB2MSB0byB2Mwo+ICAgICAtIG5ldyBwYXRjaGVzIGF0IHYzCj4gCj4gIGRyaXZlcnMv cGNpL2NvbnRyb2xsZXIvZHdjL3BjaS1pbXg2LmMgfCA0NSArKysrKysrKysrKysrKysrKysrKysr KysrKysKPiAgMSBmaWxlIGNoYW5nZWQsIDQ1IGluc2VydGlvbnMoKykKPiAKPiBkaWZmIC0tZ2l0 IGEvZHJpdmVycy9wY2kvY29udHJvbGxlci9kd2MvcGNpLWlteDYuYyBiL2RyaXZlcnMvcGNpL2Nv bnRyb2xsZXIvZHdjL3BjaS1pbXg2LmMKPiBpbmRleCA2YTU4ZmQ2M2E5ZGQyLi4wMGVjNTk4Njdj MTdiIDEwMDY0NAo+IC0tLSBhL2RyaXZlcnMvcGNpL2NvbnRyb2xsZXIvZHdjL3BjaS1pbXg2LmMK PiArKysgYi9kcml2ZXJzL3BjaS9jb250cm9sbGVyL2R3Yy9wY2ktaW14Ni5jCj4gQEAgLTc1LDYg Kzc1LDcgQEAgZW51bSBpbXg2X3BjaWVfdmFyaWFudHMgewo+ICAJSU1YOE1RX0VQLAo+ICAJSU1Y OE1NX0VQLAo+ICAJSU1YOE1QX0VQLAo+ICsJSU1YOTVfRVAsCj4gIH07Cj4gIAo+ICAjZGVmaW5l IElNWDZfUENJRV9GTEFHX0lNWDZfUEhZCQkJQklUKDApCj4gQEAgLTg0LDYgKzg1LDcgQEAgZW51 bSBpbXg2X3BjaWVfdmFyaWFudHMgewo+ICAjZGVmaW5lIElNWDZfUENJRV9GTEFHX0hBU19BUFBf UkVTRVQJCUJJVCg0KQo+ICAjZGVmaW5lIElNWDZfUENJRV9GTEFHX0hBU19QSFlfUkVTRVQJCUJJ VCg1KQo+ICAjZGVmaW5lIElNWDZfUENJRV9GTEFHX0hBU19TRVJERVMJCUJJVCg2KQo+ICsjZGVm aW5lIElNWDZfUENJRV9GTEFHX1NVUFBPUlRfNjRCSVQJCUJJVCg3KQo+ICAKPiAgI2RlZmluZSBp bXg2X2NoZWNrX2ZsYWcocGNpLCB2YWwpICAgICAocGNpLT5kcnZkYXRhLT5mbGFncyAmIHZhbCkK PiAgCj4gQEAgLTYyMCw2ICs2MjIsNyBAQCBzdGF0aWMgaW50IGlteDZfcGNpZV9lbmFibGVfcmVm X2NsayhzdHJ1Y3QgaW14Nl9wY2llICppbXg2X3BjaWUpCj4gIAkJYnJlYWs7Cj4gIAljYXNlIElN WDdEOgo+ICAJY2FzZSBJTVg5NToKPiArCWNhc2UgSU1YOTVfRVA6Cj4gIAkJYnJlYWs7Cj4gIAlj YXNlIElNWDhNTToKPiAgCWNhc2UgSU1YOE1NX0VQOgo+IEBAIC0xMDYzLDYgKzEwNjYsMjMgQEAg c3RhdGljIGNvbnN0IHN0cnVjdCBwY2lfZXBjX2ZlYXR1cmVzIGlteDhtX3BjaWVfZXBjX2ZlYXR1 cmVzID0gewo+ICAJLmFsaWduID0gU1pfNjRLLAo+ICB9Owo+ICAKPiArLyoKPiArICogQkFSIwl8 IERlZmF1bHQgQkFSIGVuYWJsZQl8IERlZmF1bHQgQkFSIFR5cGUJfCBEZWZhdWx0IEJBUiBTaXpl CXwgQkFSIFNpemluZyBTY2hlbWUKPiArICogPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09Cj4gKyAqIEJBUjAJfCBFbmFibGUJCXwgNjQtYml0CQl8IDEgTUIJCQl8IFByb2dy YW1tYWJsZSBTaXplCj4gKyAqIEJBUjEJfCBEaXNhYmxlCQl8IDMyLWJpdAkJfCA2NCBLQgkJCXwg Rml4ZWQgU2l6ZQo+ICsgKgl8IChCQVIwIGlzIDY0LWJpdCkJfCBpZiBCQVIwIGlzIDMyLWJpdAl8 CQkJfCBBcyBCYXIwIGlzIDY0Yml0CgpJIGNvdWxkbid0IHVuZGVyc3RhbmQgYWJvdmUuIEFuZCBu b3QgYWxpZ25lZCBwcm9wZXJseS4KCj4gKyAqIEJBUjIJfCBFbmFibGUJCXwgMzItYml0CQl8IDEg TUIJCQl8IFByb2dyYW1tYWJsZSBTaXplCj4gKyAqIEJBUjMJfCBFbmFibGUJCXwgMzItYml0CQl8 IDY0IEtCCQkJfCBQcm9ncmFtbWFibGUgU2l6ZQo+ICsgKiBCQVI0CXwgRW5hYmxlCQl8IDMyLWJp dAkJfCAxTQkJCXwgUHJvZ3JhbW1hYmxlIFNpemUKPiArICogQkFSNQl8IEVuYWJsZQkJfCAzMi1i aXQJCXwgNjQgS0IJCQl8IFByb2dyYW1tYWJsZSBTaXplCj4gKyAqLwo+ICtzdGF0aWMgY29uc3Qg c3RydWN0IHBjaV9lcGNfZmVhdHVyZXMgaW14OTVfcGNpZV9lcGNfZmVhdHVyZXMgPSB7Cj4gKwku bXNpX2NhcGFibGUgPSB0cnVlLAo+ICsJLmJhcl9maXhlZF9zaXplWzFdID0gU1pfNjRLLAo+ICsJ LmFsaWduID0gU1pfNEssCj4gK307Cj4gKwo+ICBzdGF0aWMgY29uc3Qgc3RydWN0IHBjaV9lcGNf ZmVhdHVyZXMqCj4gIGlteDZfcGNpZV9lcF9nZXRfZmVhdHVyZXMoc3RydWN0IGR3X3BjaWVfZXAg KmVwKQo+ICB7Cj4gQEAgLTExMDUsNiArMTEyNSwxNCBAQCBzdGF0aWMgaW50IGlteDZfYWRkX3Bj aWVfZXAoc3RydWN0IGlteDZfcGNpZSAqaW14Nl9wY2llLAo+ICAKPiAgCXBjaS0+ZGJpX2Jhc2Uy ID0gcGNpLT5kYmlfYmFzZSArIHBjaWVfZGJpMl9vZmZzZXQ7Cj4gIAo+ICsJLyoKClVzZSBGSVhN RSBoZXJlLgoKLSBNYW5pCgo+ICsJICogZGIyIGluZm9ybWF0aW9uIHNob3VsZCBmZXRjaCBmcm9t IGR0YiBmaWxlLiBkd19wY2llX2VwX2luaXQoKSBjYW4gZ2V0IGRiaV9iYXNlMiBmcm9tCj4gKwkg KiAiZGJpMiIgaWYgcGNpLT5kYmlfYmFzZTIgaXMgTlVMTC4gQWxsIGNvZGUgcmVsYXRlZCBwY2ll X2RiaTJfb2Zmc2V0IHNob3VsZCBiZSByZW1vdmVkCj4gKwkgKiBhZnRlciBhbGwgZHRzIGFkZGVk ICJkYmkyIiByZWcuCj4gKwkgKi8KPiArCWlmIChpbXg2X3BjaWUtPmRydmRhdGEtPnZhcmlhbnQg PT0gSU1YOTVfRVApCj4gKwkJcGNpLT5kYmlfYmFzZTIgPSBOVUxMOwo+ICsKPiAgCXJldCA9IGR3 X3BjaWVfZXBfaW5pdChlcCk7Cj4gIAlpZiAocmV0KSB7Cj4gIAkJZGV2X2VycihkZXYsICJmYWls ZWQgdG8gaW5pdGlhbGl6ZSBlbmRwb2ludFxuIik7Cj4gQEAgLTEzNTUsNiArMTM4Myw5IEBAIHN0 YXRpYyBpbnQgaW14Nl9wY2llX3Byb2JlKHN0cnVjdCBwbGF0Zm9ybV9kZXZpY2UgKnBkZXYpCj4g IAkJCQkJICAgICAidW5hYmxlIHRvIGZpbmQgaW9tdXhjIHJlZ2lzdGVyc1xuIik7Cj4gIAl9Cj4g IAo+ICsJaWYgKGlteDZfY2hlY2tfZmxhZyhpbXg2X3BjaWUsIElNWDZfUENJRV9GTEFHX1NVUFBP UlRfNjRCSVQpKQo+ICsJCWRtYV9zZXRfbWFza19hbmRfY29oZXJlbnQoZGV2LCBETUFfQklUX01B U0soNjQpKTsKPiArCj4gIAkvKiBHcmFiIFBDSWUgUEhZIFR4IFNldHRpbmdzICovCj4gIAlpZiAo b2ZfcHJvcGVydHlfcmVhZF91MzIobm9kZSwgImZzbCx0eC1kZWVtcGgtZ2VuMSIsCj4gIAkJCQkg JmlteDZfcGNpZS0+dHhfZGVlbXBoX2dlbjEpKQo+IEBAIC0xNTU3LDYgKzE1ODgsMTkgQEAgc3Rh dGljIGNvbnN0IHN0cnVjdCBpbXg2X3BjaWVfZHJ2ZGF0YSBkcnZkYXRhW10gPSB7Cj4gIAkJLm1v ZGVfbWFza1swXSA9IElNWDZRX0dQUjEyX0RFVklDRV9UWVBFLAo+ICAJCS5lcGNfZmVhdHVyZXMg PSAmaW14OG1fcGNpZV9lcGNfZmVhdHVyZXMsCj4gIAl9LAo+ICsJW0lNWDk1X0VQXSA9IHsKPiAr CQkudmFyaWFudCA9IElNWDk1X0VQLAo+ICsJCS5mbGFncyA9IElNWDZfUENJRV9GTEFHX0hBU19T RVJERVMgfAo+ICsJCQkgSU1YNl9QQ0lFX0ZMQUdfU1VQUE9SVF82NEJJVCwKPiArCQkuY2xrX25h bWVzID0geyJwY2llX2J1cyIsICJwY2llIiwgInBjaWVfcGh5IiwgInBjaWVfYXV4In0sCj4gKwkJ Lmx0c3NtX29mZiA9IElNWDk1X1BFMF9HRU5fQ1RSTF8zLAo+ICsJCS5sdHNzbV9tYXNrID0gSU1Y OTVfUENJRV9MVFNTTV9FTiwKPiArCQkubW9kZV9vZmZbMF0gID0gSU1YOTVfUEUwX0dFTl9DVFJM XzEsCj4gKwkJLm1vZGVfbWFza1swXSA9IElNWDk1X1BDSUVfREVWSUNFX1RZUEUsCj4gKwkJLmlu aXRfcGh5ID0gaW14OTVfcGNpZV9pbml0X3BoeSwKPiArCQkuZXBjX2ZlYXR1cmVzID0gJmlteDk1 X3BjaWVfZXBjX2ZlYXR1cmVzLAo+ICsJCS5tb2RlID0gRFdfUENJRV9FUF9UWVBFLAo+ICsJfSwK PiAgfTsKPiAgCj4gIHN0YXRpYyBjb25zdCBzdHJ1Y3Qgb2ZfZGV2aWNlX2lkIGlteDZfcGNpZV9v Zl9tYXRjaFtdID0gewo+IEBAIC0xNTcxLDYgKzE2MTUsNyBAQCBzdGF0aWMgY29uc3Qgc3RydWN0 IG9mX2RldmljZV9pZCBpbXg2X3BjaWVfb2ZfbWF0Y2hbXSA9IHsKPiAgCXsgLmNvbXBhdGlibGUg PSAiZnNsLGlteDhtcS1wY2llLWVwIiwgLmRhdGEgPSAmZHJ2ZGF0YVtJTVg4TVFfRVBdLCB9LAo+ ICAJeyAuY29tcGF0aWJsZSA9ICJmc2wsaW14OG1tLXBjaWUtZXAiLCAuZGF0YSA9ICZkcnZkYXRh W0lNWDhNTV9FUF0sIH0sCj4gIAl7IC5jb21wYXRpYmxlID0gImZzbCxpbXg4bXAtcGNpZS1lcCIs IC5kYXRhID0gJmRydmRhdGFbSU1YOE1QX0VQXSwgfSwKPiArCXsgLmNvbXBhdGlibGUgPSAiZnNs LGlteDk1LXBjaWUtZXAiLCAuZGF0YSA9ICZkcnZkYXRhW0lNWDk1X0VQXSwgfSwKPiAgCXt9LAo+ ICB9Owo+ICAKPiAtLSAKPiAyLjM0LjEKPiAKCi0tIArgrq7grqPgrr/grrXgrqPgr43grqPgrqng r40g4K6a4K6k4K6+4K6a4K6/4K614K6u4K+NCgpfX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fXwpsaW51eC1hcm0ta2VybmVsIG1haWxpbmcgbGlzdApsaW51eC1h cm0ta2VybmVsQGxpc3RzLmluZnJhZGVhZC5vcmcKaHR0cDovL2xpc3RzLmluZnJhZGVhZC5vcmcv bWFpbG1hbi9saXN0aW5mby9saW51eC1hcm0ta2VybmVsCg==