All of lore.kernel.org
 help / color / mirror / Atom feed
From: Ard Biesheuvel <ardb+git@google.com>
To: linux-arm-kernel@lists.infradead.org
Cc: Ard Biesheuvel <ardb@kernel.org>,
	Catalin Marinas <catalin.marinas@arm.com>,
	 Will Deacon <will@kernel.org>, Marc Zyngier <maz@kernel.org>,
	Mark Rutland <mark.rutland@arm.com>,
	 Ryan Roberts <ryan.roberts@arm.com>,
	Anshuman Khandual <anshuman.khandual@arm.com>,
	 Kees Cook <keescook@chromium.org>
Subject: [PATCH v7 36/50] arm64: mm: Wire up TCR.DS bit to PTE shareability fields
Date: Tue, 23 Jan 2024 15:53:35 +0100	[thread overview]
Message-ID: <20240123145258.1462979-88-ardb+git@google.com> (raw)
In-Reply-To: <20240123145258.1462979-52-ardb+git@google.com>

From: Ard Biesheuvel <ardb@kernel.org>

When LPA2 is enabled, bits 8 and 9 of page and block descriptors become
part of the output address instead of carrying shareability attributes
for the region in question.

So avoid setting these bits if TCR.DS == 1, which means LPA2 is enabled.

Signed-off-by: Ard Biesheuvel <ardb@kernel.org>
---
 arch/arm64/Kconfig                     |  4 ++++
 arch/arm64/include/asm/pgtable-hwdef.h |  1 +
 arch/arm64/include/asm/pgtable-prot.h  | 16 ++++++++++++++--
 arch/arm64/mm/mmap.c                   |  4 ++++
 arch/arm64/mm/proc.S                   |  2 ++
 5 files changed, 25 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig
index aa7c1d435139..8c2c36fffcf5 100644
--- a/arch/arm64/Kconfig
+++ b/arch/arm64/Kconfig
@@ -1377,6 +1377,10 @@ config ARM64_PA_BITS
 	default 48 if ARM64_PA_BITS_48
 	default 52 if ARM64_PA_BITS_52
 
+config ARM64_LPA2
+	def_bool y
+	depends on ARM64_PA_BITS_52 && !ARM64_64K_PAGES
+
 choice
 	prompt "Endianness"
 	default CPU_LITTLE_ENDIAN
diff --git a/arch/arm64/include/asm/pgtable-hwdef.h b/arch/arm64/include/asm/pgtable-hwdef.h
index e4944d517c99..b770f98fc0b5 100644
--- a/arch/arm64/include/asm/pgtable-hwdef.h
+++ b/arch/arm64/include/asm/pgtable-hwdef.h
@@ -284,6 +284,7 @@
 #define TCR_E0PD1		(UL(1) << 56)
 #define TCR_TCMA0		(UL(1) << 57)
 #define TCR_TCMA1		(UL(1) << 58)
+#define TCR_DS			(UL(1) << 59)
 
 /*
  * TTBR.
diff --git a/arch/arm64/include/asm/pgtable-prot.h b/arch/arm64/include/asm/pgtable-prot.h
index 63ced9ccec21..dd9ee67d1d87 100644
--- a/arch/arm64/include/asm/pgtable-prot.h
+++ b/arch/arm64/include/asm/pgtable-prot.h
@@ -30,8 +30,8 @@
 #define _PROT_DEFAULT		(PTE_TYPE_PAGE | PTE_AF | PTE_SHARED)
 #define _PROT_SECT_DEFAULT	(PMD_TYPE_SECT | PMD_SECT_AF | PMD_SECT_S)
 
-#define PROT_DEFAULT		(_PROT_DEFAULT | PTE_MAYBE_NG)
-#define PROT_SECT_DEFAULT	(_PROT_SECT_DEFAULT | PMD_MAYBE_NG)
+#define PROT_DEFAULT		(PTE_TYPE_PAGE | PTE_MAYBE_NG | PTE_MAYBE_SHARED | PTE_AF)
+#define PROT_SECT_DEFAULT	(PMD_TYPE_SECT | PMD_MAYBE_NG | PMD_MAYBE_SHARED | PMD_SECT_AF)
 
 #define PROT_DEVICE_nGnRnE	(PROT_DEFAULT | PTE_PXN | PTE_UXN | PTE_WRITE | PTE_ATTRINDX(MT_DEVICE_nGnRnE))
 #define PROT_DEVICE_nGnRE	(PROT_DEFAULT | PTE_PXN | PTE_UXN | PTE_WRITE | PTE_ATTRINDX(MT_DEVICE_nGnRE))
@@ -67,7 +67,19 @@ extern bool arm64_use_ng_mappings;
 #define PTE_MAYBE_NG		(arm64_use_ng_mappings ? PTE_NG : 0)
 #define PMD_MAYBE_NG		(arm64_use_ng_mappings ? PMD_SECT_NG : 0)
 
+#ifndef CONFIG_ARM64_LPA2
 #define lpa2_is_enabled()	false
+#define PTE_MAYBE_SHARED	PTE_SHARED
+#define PMD_MAYBE_SHARED	PMD_SECT_S
+#else
+static inline bool __pure lpa2_is_enabled(void)
+{
+	return read_tcr() & TCR_DS;
+}
+
+#define PTE_MAYBE_SHARED	(lpa2_is_enabled() ? 0 : PTE_SHARED)
+#define PMD_MAYBE_SHARED	(lpa2_is_enabled() ? 0 : PMD_SECT_S)
+#endif
 
 /*
  * If we have userspace only BTI we don't want to mark kernel pages
diff --git a/arch/arm64/mm/mmap.c b/arch/arm64/mm/mmap.c
index 645fe60d000f..642bdf908b22 100644
--- a/arch/arm64/mm/mmap.c
+++ b/arch/arm64/mm/mmap.c
@@ -73,6 +73,10 @@ static int __init adjust_protection_map(void)
 		protection_map[VM_EXEC | VM_SHARED] = PAGE_EXECONLY;
 	}
 
+	if (lpa2_is_enabled())
+		for (int i = 0; i < ARRAY_SIZE(protection_map); i++)
+			pgprot_val(protection_map[i]) &= ~PTE_SHARED;
+
 	return 0;
 }
 arch_initcall(adjust_protection_map);
diff --git a/arch/arm64/mm/proc.S b/arch/arm64/mm/proc.S
index 6e1b2bc41a9f..7c46f8cfd6ae 100644
--- a/arch/arm64/mm/proc.S
+++ b/arch/arm64/mm/proc.S
@@ -466,6 +466,7 @@ alternative_else_nop_endif
 	 */
 
 #define PTE_MAYBE_NG		0
+#define PTE_MAYBE_SHARED	0
 
 	mov_q	x0, PIE_E0
 	msr	REG_PIRE0_EL1, x0
@@ -473,6 +474,7 @@ alternative_else_nop_endif
 	msr	REG_PIR_EL1, x0
 
 #undef PTE_MAYBE_NG
+#undef PTE_MAYBE_SHARED
 
 	mov	x0, TCR2_EL1x_PIE
 	msr	REG_TCR2_EL1, x0
-- 
2.43.0.429.g432eaa2c6b-goog


_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  parent reply	other threads:[~2024-01-23 14:57 UTC|newest]

Thread overview: 52+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-01-23 14:52 [PATCH v7 00/50] arm64: Add support for LPA2 and WXN at stage 1 Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 01/50] arm64: mm: Move PCI I/O emulation region above the vmemmap region Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 02/50] arm64: mm: Move fixmap region above " Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 03/50] arm64: ptdump: Allow all region boundaries to be defined at boot time Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 04/50] arm64: ptdump: Discover start of vmemmap region at runtime Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 05/50] arm64: vmemmap: Avoid base2 order of struct page size to dimension region Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 06/50] arm64: mm: Reclaim unused vmemmap region for vmalloc use Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 07/50] arm64: kaslr: Adjust randomization range dynamically Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 08/50] arm64: kernel: Manage absolute relocations in code built under pi/ Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 09/50] arm64: kernel: Don't rely on objcopy to make code under pi/ __init Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 10/50] arm64: head: move relocation handling to C code Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 11/50] arm64: idreg-override: Move to early mini C runtime Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 12/50] arm64: kernel: Remove early fdt remap code Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 13/50] arm64: head: Clear BSS and the kernel page tables in one go Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 14/50] arm64: Move feature overrides into the BSS section Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 15/50] arm64: head: Run feature override detection before mapping the kernel Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 16/50] arm64: head: move dynamic shadow call stack patching into early C runtime Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 17/50] arm64: cpufeature: Add helper to test for CPU feature overrides Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 18/50] arm64: kaslr: Use feature override instead of parsing the cmdline again Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 19/50] arm64: idreg-override: Create a pseudo feature for rodata=off Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 20/50] arm64: Add helpers to probe local CPU for PAC and BTI support Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 21/50] arm64: head: allocate more pages for the kernel mapping Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 22/50] arm64: head: move memstart_offset_seed handling to C code Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 23/50] arm64: mm: Make kaslr_requires_kpti() a static inline Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 24/50] arm64: mmu: Make __cpu_replace_ttbr1() out of line Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 25/50] arm64: head: Move early kernel mapping routines into C code Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 26/50] arm64: mm: Use 48-bit virtual addressing for the permanent ID map Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 27/50] arm64: pgtable: Decouple PGDIR size macros from PGD/PUD/PMD levels Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 28/50] arm64: kernel: Create initial ID map from C code Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 29/50] arm64: mm: avoid fixmap for early swapper_pg_dir updates Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 30/50] arm64: mm: omit redundant remap of kernel image Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 31/50] arm64: Revert "mm: provide idmap pointer to cpu_replace_ttbr1()" Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 32/50] arm64: mm: Handle LVA support as a CPU feature Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 33/50] arm64: mm: Add feature override support for LVA Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 34/50] arm64: Avoid #define'ing PTE_MAYBE_NG to 0x0 for asm use Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 35/50] arm64: Add ESR decoding for exceptions involving translation level -1 Ard Biesheuvel
2024-01-23 14:53 ` Ard Biesheuvel [this message]
2024-01-23 14:53 ` [PATCH v7 37/50] arm64: mm: Add LPA2 support to phys<->pte conversion routines Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 38/50] arm64: mm: Add definitions to support 5 levels of paging Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 39/50] arm64: mm: add LPA2 and 5 level paging support to G-to-nG conversion Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 40/50] arm64: Enable LPA2 at boot if supported by the system Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 41/50] arm64: mm: Add 5 level paging support to fixmap and swapper handling Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 42/50] arm64: kasan: Reduce minimum shadow alignment and enable 5 level paging Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 43/50] arm64: mm: Add support for folding PUDs at runtime Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 44/50] arm64: ptdump: Disregard unaddressable VA space Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 45/50] arm64: ptdump: Deal with translation levels folded at runtime Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 46/50] arm64: Enable 52-bit virtual addressing for 4k and 16k granule configs Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 47/50] arm64: defconfig: Enable LPA2 support Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 48/50] mm: add arch hook to validate mmap() prot flags Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 49/50] arm64: mm: add support for WXN memory translation attribute Ard Biesheuvel
2024-01-23 14:53 ` [PATCH v7 50/50] arm64: Set the default CONFIG_ARM64_VA_BITS_52 in Kconfig rather than defconfig Ard Biesheuvel
2024-02-09 13:18 ` [PATCH v7 00/50] arm64: Add support for LPA2 and WXN at stage 1 Ard Biesheuvel

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20240123145258.1462979-88-ardb+git@google.com \
    --to=ardb+git@google.com \
    --cc=anshuman.khandual@arm.com \
    --cc=ardb@kernel.org \
    --cc=catalin.marinas@arm.com \
    --cc=keescook@chromium.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=mark.rutland@arm.com \
    --cc=maz@kernel.org \
    --cc=ryan.roberts@arm.com \
    --cc=will@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.