From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 6D1D41362; Thu, 15 Feb 2024 01:30:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=217.140.110.172 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707960607; cv=none; b=O9Go4FrXXeDe4RsJVv5MZjXnSTA0e5ry+w16NoprBHUeVcwS/SpN3Z3OwC+0g/Bfx8D+dzSgedktHDsupWghzVKvgWKx1E7WbvK6upFDIs54GXl2Zp9BWrHvRbwDbRSkl9h8f0cPsFS//fStQxWr0rPYkpUmpYjlldLhqpcTWbs= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707960607; c=relaxed/simple; bh=j4y+oYzFDpLtjS+IP4m5Jl8dpeyTDhYGTff+PyAWbfg=; h=Date:From:To:Cc:Subject:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=oCvC5QqJhut6+WLmga2eVHr2Zi6QMAL8nOkgYSLgFAT+alXUH8MwYTnYssPD4uM87YjVwsMi1vuvZw4g6W3qN9rPi37+9kTI3EPNQm+V+I5TWAfV8FiPd7Zx286yZjz++PDMMzNVNytFzRi4ZLv9/SB3D0Y4GX3JsC4V3+fCXGw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com; spf=pass smtp.mailfrom=arm.com; arc=none smtp.client-ip=217.140.110.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=arm.com Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 394141FB; Wed, 14 Feb 2024 17:30:45 -0800 (PST) Received: from minigeek.lan (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 12C383F762; Wed, 14 Feb 2024 17:30:01 -0800 (PST) Date: Thu, 15 Feb 2024 01:28:47 +0000 From: Andre Przywara To: Jernej =?UTF-8?B?xaBrcmFiZWM=?= Cc: Vasily Khoruzhick , Yangtao Li , Chen-Yu Tsai , Samuel Holland , "Rafael J . Wysocki" , Daniel Lezcano , Zhang Rui , Lukasz Luba , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Martin Botka , Maksim Kiselev , Bob McChesney , linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev Subject: Re: [PATCH v4 1/7] soc: sunxi: sram: export register 0 for THS on H616 Message-ID: <20240215012847.7d0eeda9@minigeek.lan> In-Reply-To: <2172811.irdbgypaU6@jernej-laptop> References: <20240209144221.3602382-1-andre.przywara@arm.com> <20240209144221.3602382-2-andre.przywara@arm.com> <2172811.irdbgypaU6@jernej-laptop> Organization: Arm Ltd. X-Mailer: Claws Mail 4.2.0 (GTK 3.24.31; x86_64-slackware-linux-gnu) Precedence: bulk X-Mailing-List: linux-pm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: quoted-printable On Wed, 14 Feb 2024 21:29:30 +0100 Jernej =C5=A0krabec wrote: Hi Jernej, thanks for having a look and the tags on the other patches! > Dne petek, 09. februar 2024 ob 15:42:15 CET je Andre Przywara napisal(a): > > The Allwinner H616 SoC contains a mysterious bit at register offset 0x0 > > in the SRAM control block. If bit 16 is set (the reset value), the > > temperature readings of the THS are way off, leading to reports about > > 200C, at normal ambient temperatures. Clearing this bits brings the > > reported values down to reasonable ranges. > > The BSP code clears this bit in firmware (U-Boot), and has an explicit > > comment about this, but offers no real explanation. > >=20 > > Since we should not rely on firmware settings, allow other code (the THS > > driver) to access this register, by exporting it through the already > > existing regmap. This mimics what we already do for the LDO control and > > the EMAC register. =20 >=20 > Are you sure that this bit doesn't control actual SRAM region? Pretty much so, yes: I did some experiments from U-Boot: I filled SRAM C with some pattern, then read this back. Then flipped bit 16, read again: same result. Then wrote something again and read it back: no change. In fact no bits at 0x3000000 had any effect on SRAM accessibility, only clearing bit 24 in 0x3000004 made the whole SRAM C (0x28000-0x47fff) go read-as-zero/write-ignore, from the CPU side. I then triggered the THS device, to do temperature readings, but this didn't change a single byte in the SRAM regions, with or without bit 16 set. It only changed the returned values, at 0x50704c0. So yes, I am pretty certain there is no SRAM region that gets switched. Even if we would want to claim there is: I wouldn't know which address values to put into the SRAM DT node. So I guess it's another example of: oh, we have this spare bit here. Or it's some kind of chicken bit? I don't know, and I think the BSP code we have seen didn't offer an explanation as well. Cheers, Andre >=20 > Best regards, > Jernej >=20 > >=20 > > Since this bit is in the very same register as the actual SRAM switch, > > we need to change the regmap lock to the SRAM lock. Fortunately regmap > > has provisions for that, so we just need to hook in there. > >=20 > > Signed-off-by: Andre Przywara > > --- > > drivers/soc/sunxi/sunxi_sram.c | 23 +++++++++++++++++++++++ > > 1 file changed, 23 insertions(+) > >=20 > > diff --git a/drivers/soc/sunxi/sunxi_sram.c b/drivers/soc/sunxi/sunxi_s= ram.c > > index 4458b2e0562b0..71cdd1b257eeb 100644 > > --- a/drivers/soc/sunxi/sunxi_sram.c > > +++ b/drivers/soc/sunxi/sunxi_sram.c > > @@ -287,6 +287,7 @@ EXPORT_SYMBOL(sunxi_sram_release); > > struct sunxi_sramc_variant { > > int num_emac_clocks; > > bool has_ldo_ctrl; > > + bool has_ths_offset; > > }; > > =20 > > static const struct sunxi_sramc_variant sun4i_a10_sramc_variant =3D { > > @@ -308,8 +309,10 @@ static const struct sunxi_sramc_variant sun50i_a64= _sramc_variant =3D { > > =20 > > static const struct sunxi_sramc_variant sun50i_h616_sramc_variant =3D { > > .num_emac_clocks =3D 2, > > + .has_ths_offset =3D true, > > }; > > =20 > > +#define SUNXI_SRAM_THS_OFFSET_REG 0x0 > > #define SUNXI_SRAM_EMAC_CLOCK_REG 0x30 > > #define SUNXI_SYS_LDO_CTRL_REG 0x150 > > =20 > > @@ -318,6 +321,8 @@ static bool sunxi_sram_regmap_accessible_reg(struct= device *dev, > > { > > const struct sunxi_sramc_variant *variant =3D dev_get_drvdata(dev); > > =20 > > + if (reg =3D=3D SUNXI_SRAM_THS_OFFSET_REG && variant->has_ths_offset) > > + return true; > > if (reg >=3D SUNXI_SRAM_EMAC_CLOCK_REG && > > reg < SUNXI_SRAM_EMAC_CLOCK_REG + variant->num_emac_clocks * 4) > > return true; > > @@ -327,6 +332,21 @@ static bool sunxi_sram_regmap_accessible_reg(struc= t device *dev, > > return false; > > } > > =20 > > + > > +static void sunxi_sram_lock(void *_lock) > > +{ > > + spinlock_t *lock =3D _lock; > > + > > + spin_lock(lock); > > +} > > + > > +static void sunxi_sram_unlock(void *_lock) > > +{ > > + spinlock_t *lock =3D _lock; > > + > > + spin_unlock(lock); > > +} > > + > > static struct regmap_config sunxi_sram_regmap_config =3D { > > .reg_bits =3D 32, > > .val_bits =3D 32, > > @@ -336,6 +356,9 @@ static struct regmap_config sunxi_sram_regmap_confi= g =3D { > > /* other devices have no business accessing other registers */ > > .readable_reg =3D sunxi_sram_regmap_accessible_reg, > > .writeable_reg =3D sunxi_sram_regmap_accessible_reg, > > + .lock =3D sunxi_sram_lock, > > + .unlock =3D sunxi_sram_unlock, > > + .lock_arg =3D &sram_lock, > > }; > > =20 > > static int __init sunxi_sram_probe(struct platform_device *pdev) > > =20 >=20 >=20 >=20 >=20 >=20 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 1C738C48BC4 for ; Thu, 15 Feb 2024 01:30:30 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=doZDpRGbj+nrbmKtYVc13rB5fHvp2b5i9f1I8YE4Kp8=; b=wvDtukjEUIXWXP f7s3EfPuXBlkSbfYAIyeceBTE9fGFeq7tpTOWK881ePNhY9ebuc4B2HnJVWK3rf+Lq7FM0cZzNrqb RHVnJNQEAFm6AvkiAYvJ8qZXA9wOipW8u7LlWMcKN6nxrQ7B9s4Uw52g/PlPpfGYK3tKjr1LAU9WY RpZJ2bs0gAUQhGSyWhX8TX8C5SXrikeK92V9QNAaqe3nteNy/3wDIjEhOUqqdveC7uytH7sXUh6IR OsPClkVPNOprctXdWEmsE7x4QWJy+YMyIUHodRg1U9bWlpdAQFFRBh2De3K/wuJvQ0vL2nWEfkD5D YJVAH8M4Wi8vqnLh//3g==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1raQZq-0000000ElWs-3Fhy; Thu, 15 Feb 2024 01:30:14 +0000 Received: from foss.arm.com ([217.140.110.172]) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1raQZn-0000000ElVt-01wa for linux-arm-kernel@lists.infradead.org; Thu, 15 Feb 2024 01:30:12 +0000 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 394141FB; Wed, 14 Feb 2024 17:30:45 -0800 (PST) Received: from minigeek.lan (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 12C383F762; Wed, 14 Feb 2024 17:30:01 -0800 (PST) Date: Thu, 15 Feb 2024 01:28:47 +0000 From: Andre Przywara To: Jernej =?UTF-8?B?xaBrcmFiZWM=?= Cc: Vasily Khoruzhick , Yangtao Li , Chen-Yu Tsai , Samuel Holland , "Rafael J . Wysocki" , Daniel Lezcano , Zhang Rui , Lukasz Luba , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Martin Botka , Maksim Kiselev , Bob McChesney , linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev Subject: Re: [PATCH v4 1/7] soc: sunxi: sram: export register 0 for THS on H616 Message-ID: <20240215012847.7d0eeda9@minigeek.lan> In-Reply-To: <2172811.irdbgypaU6@jernej-laptop> References: <20240209144221.3602382-1-andre.przywara@arm.com> <20240209144221.3602382-2-andre.przywara@arm.com> <2172811.irdbgypaU6@jernej-laptop> Organization: Arm Ltd. X-Mailer: Claws Mail 4.2.0 (GTK 3.24.31; x86_64-slackware-linux-gnu) MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240214_173011_153787_64541197 X-CRM114-Status: GOOD ( 34.85 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org T24gV2VkLCAxNCBGZWIgMjAyNCAyMToyOTozMCArMDEwMApKZXJuZWogxaBrcmFiZWMgPGplcm5l ai5za3JhYmVjQGdtYWlsLmNvbT4gd3JvdGU6CgpIaSBKZXJuZWosCgp0aGFua3MgZm9yIGhhdmlu ZyBhIGxvb2sgYW5kIHRoZSB0YWdzIG9uIHRoZSBvdGhlciBwYXRjaGVzIQoKPiBEbmUgcGV0ZWss IDA5LiBmZWJydWFyIDIwMjQgb2IgMTU6NDI6MTUgQ0VUIGplIEFuZHJlIFByenl3YXJhIG5hcGlz YWwoYSk6Cj4gPiBUaGUgQWxsd2lubmVyIEg2MTYgU29DIGNvbnRhaW5zIGEgbXlzdGVyaW91cyBi aXQgYXQgcmVnaXN0ZXIgb2Zmc2V0IDB4MAo+ID4gaW4gdGhlIFNSQU0gY29udHJvbCBibG9jay4g SWYgYml0IDE2IGlzIHNldCAodGhlIHJlc2V0IHZhbHVlKSwgdGhlCj4gPiB0ZW1wZXJhdHVyZSBy ZWFkaW5ncyBvZiB0aGUgVEhTIGFyZSB3YXkgb2ZmLCBsZWFkaW5nIHRvIHJlcG9ydHMgYWJvdXQK PiA+IDIwMEMsIGF0IG5vcm1hbCBhbWJpZW50IHRlbXBlcmF0dXJlcy4gQ2xlYXJpbmcgdGhpcyBi aXRzIGJyaW5ncyB0aGUKPiA+IHJlcG9ydGVkIHZhbHVlcyBkb3duIHRvIHJlYXNvbmFibGUgcmFu Z2VzLgo+ID4gVGhlIEJTUCBjb2RlIGNsZWFycyB0aGlzIGJpdCBpbiBmaXJtd2FyZSAoVS1Cb290 KSwgYW5kIGhhcyBhbiBleHBsaWNpdAo+ID4gY29tbWVudCBhYm91dCB0aGlzLCBidXQgb2ZmZXJz IG5vIHJlYWwgZXhwbGFuYXRpb24uCj4gPiAKPiA+IFNpbmNlIHdlIHNob3VsZCBub3QgcmVseSBv biBmaXJtd2FyZSBzZXR0aW5ncywgYWxsb3cgb3RoZXIgY29kZSAodGhlIFRIUwo+ID4gZHJpdmVy KSB0byBhY2Nlc3MgdGhpcyByZWdpc3RlciwgYnkgZXhwb3J0aW5nIGl0IHRocm91Z2ggdGhlIGFs cmVhZHkKPiA+IGV4aXN0aW5nIHJlZ21hcC4gVGhpcyBtaW1pY3Mgd2hhdCB3ZSBhbHJlYWR5IGRv IGZvciB0aGUgTERPIGNvbnRyb2wgYW5kCj4gPiB0aGUgRU1BQyByZWdpc3Rlci4gIAo+IAo+IEFy ZSB5b3Ugc3VyZSB0aGF0IHRoaXMgYml0IGRvZXNuJ3QgY29udHJvbCBhY3R1YWwgU1JBTSByZWdp b24/CgpQcmV0dHkgbXVjaCBzbywgeWVzOiBJIGRpZCBzb21lIGV4cGVyaW1lbnRzIGZyb20gVS1C b290OgpJIGZpbGxlZCBTUkFNIEMgd2l0aCBzb21lIHBhdHRlcm4sIHRoZW4gcmVhZCB0aGlzIGJh Y2suIFRoZW4gZmxpcHBlZCBiaXQKMTYsIHJlYWQgYWdhaW46IHNhbWUgcmVzdWx0LiBUaGVuIHdy b3RlIHNvbWV0aGluZyBhZ2FpbiBhbmQgcmVhZCBpdApiYWNrOiBubyBjaGFuZ2UuIEluIGZhY3Qg bm8gYml0cyBhdCAweDMwMDAwMDAgaGFkIGFueSBlZmZlY3Qgb24gU1JBTQphY2Nlc3NpYmlsaXR5 LCBvbmx5IGNsZWFyaW5nIGJpdCAyNCBpbiAweDMwMDAwMDQgbWFkZSB0aGUgd2hvbGUgU1JBTSBD CigweDI4MDAwLTB4NDdmZmYpIGdvIHJlYWQtYXMtemVyby93cml0ZS1pZ25vcmUsIGZyb20gdGhl IENQVSBzaWRlLgoKSSB0aGVuIHRyaWdnZXJlZCB0aGUgVEhTIGRldmljZSwgdG8gZG8gdGVtcGVy YXR1cmUgcmVhZGluZ3MsIGJ1dAp0aGlzIGRpZG4ndCBjaGFuZ2UgYSBzaW5nbGUgYnl0ZSBpbiB0 aGUgU1JBTSByZWdpb25zLCB3aXRoIG9yIHdpdGhvdXQKYml0IDE2IHNldC4gSXQgb25seSBjaGFu Z2VkIHRoZSByZXR1cm5lZCB2YWx1ZXMsIGF0IDB4NTA3MDRjMC4KClNvIHllcywgSSBhbSBwcmV0 dHkgY2VydGFpbiB0aGVyZSBpcyBubyBTUkFNIHJlZ2lvbiB0aGF0IGdldHMgc3dpdGNoZWQuCkV2 ZW4gaWYgd2Ugd291bGQgd2FudCB0byBjbGFpbSB0aGVyZSBpczogSSB3b3VsZG4ndCBrbm93IHdo aWNoCmFkZHJlc3MgdmFsdWVzIHRvIHB1dCBpbnRvIHRoZSBTUkFNIERUIG5vZGUuCgpTbyBJIGd1 ZXNzIGl0J3MgYW5vdGhlciBleGFtcGxlIG9mOiBvaCwgd2UgaGF2ZSB0aGlzIHNwYXJlIGJpdCBo ZXJlLiBPcgppdCdzIHNvbWUga2luZCBvZiBjaGlja2VuIGJpdD8gSSBkb24ndCBrbm93LCBhbmQg SSB0aGluayB0aGUgQlNQIGNvZGUKd2UgaGF2ZSBzZWVuIGRpZG4ndCBvZmZlciBhbiBleHBsYW5h dGlvbiBhcyB3ZWxsLgoKQ2hlZXJzLApBbmRyZQo+IAo+IEJlc3QgcmVnYXJkcywKPiBKZXJuZWoK PiAKPiA+IAo+ID4gU2luY2UgdGhpcyBiaXQgaXMgaW4gdGhlIHZlcnkgc2FtZSByZWdpc3RlciBh cyB0aGUgYWN0dWFsIFNSQU0gc3dpdGNoLAo+ID4gd2UgbmVlZCB0byBjaGFuZ2UgdGhlIHJlZ21h cCBsb2NrIHRvIHRoZSBTUkFNIGxvY2suIEZvcnR1bmF0ZWx5IHJlZ21hcAo+ID4gaGFzIHByb3Zp c2lvbnMgZm9yIHRoYXQsIHNvIHdlIGp1c3QgbmVlZCB0byBob29rIGluIHRoZXJlLgo+ID4gCj4g PiBTaWduZWQtb2ZmLWJ5OiBBbmRyZSBQcnp5d2FyYSA8YW5kcmUucHJ6eXdhcmFAYXJtLmNvbT4K PiA+IC0tLQo+ID4gIGRyaXZlcnMvc29jL3N1bnhpL3N1bnhpX3NyYW0uYyB8IDIzICsrKysrKysr KysrKysrKysrKysrKysrCj4gPiAgMSBmaWxlIGNoYW5nZWQsIDIzIGluc2VydGlvbnMoKykKPiA+ IAo+ID4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvc29jL3N1bnhpL3N1bnhpX3NyYW0uYyBiL2RyaXZl cnMvc29jL3N1bnhpL3N1bnhpX3NyYW0uYwo+ID4gaW5kZXggNDQ1OGIyZTA1NjJiMC4uNzFjZGQx YjI1N2VlYiAxMDA2NDQKPiA+IC0tLSBhL2RyaXZlcnMvc29jL3N1bnhpL3N1bnhpX3NyYW0uYwo+ ID4gKysrIGIvZHJpdmVycy9zb2Mvc3VueGkvc3VueGlfc3JhbS5jCj4gPiBAQCAtMjg3LDYgKzI4 Nyw3IEBAIEVYUE9SVF9TWU1CT0woc3VueGlfc3JhbV9yZWxlYXNlKTsKPiA+ICBzdHJ1Y3Qgc3Vu eGlfc3JhbWNfdmFyaWFudCB7Cj4gPiAgCWludCBudW1fZW1hY19jbG9ja3M7Cj4gPiAgCWJvb2wg aGFzX2xkb19jdHJsOwo+ID4gKwlib29sIGhhc190aHNfb2Zmc2V0Owo+ID4gIH07Cj4gPiAgCj4g PiAgc3RhdGljIGNvbnN0IHN0cnVjdCBzdW54aV9zcmFtY192YXJpYW50IHN1bjRpX2ExMF9zcmFt Y192YXJpYW50ID0gewo+ID4gQEAgLTMwOCw4ICszMDksMTAgQEAgc3RhdGljIGNvbnN0IHN0cnVj dCBzdW54aV9zcmFtY192YXJpYW50IHN1bjUwaV9hNjRfc3JhbWNfdmFyaWFudCA9IHsKPiA+ICAK PiA+ICBzdGF0aWMgY29uc3Qgc3RydWN0IHN1bnhpX3NyYW1jX3ZhcmlhbnQgc3VuNTBpX2g2MTZf c3JhbWNfdmFyaWFudCA9IHsKPiA+ICAJLm51bV9lbWFjX2Nsb2NrcyA9IDIsCj4gPiArCS5oYXNf dGhzX29mZnNldCA9IHRydWUsCj4gPiAgfTsKPiA+ICAKPiA+ICsjZGVmaW5lIFNVTlhJX1NSQU1f VEhTX09GRlNFVF9SRUcJMHgwCj4gPiAgI2RlZmluZSBTVU5YSV9TUkFNX0VNQUNfQ0xPQ0tfUkVH CTB4MzAKPiA+ICAjZGVmaW5lIFNVTlhJX1NZU19MRE9fQ1RSTF9SRUcJCTB4MTUwCj4gPiAgCj4g PiBAQCAtMzE4LDYgKzMyMSw4IEBAIHN0YXRpYyBib29sIHN1bnhpX3NyYW1fcmVnbWFwX2FjY2Vz c2libGVfcmVnKHN0cnVjdCBkZXZpY2UgKmRldiwKPiA+ICB7Cj4gPiAgCWNvbnN0IHN0cnVjdCBz dW54aV9zcmFtY192YXJpYW50ICp2YXJpYW50ID0gZGV2X2dldF9kcnZkYXRhKGRldik7Cj4gPiAg Cj4gPiArCWlmIChyZWcgPT0gU1VOWElfU1JBTV9USFNfT0ZGU0VUX1JFRyAmJiB2YXJpYW50LT5o YXNfdGhzX29mZnNldCkKPiA+ICsJCXJldHVybiB0cnVlOwo+ID4gIAlpZiAocmVnID49IFNVTlhJ X1NSQU1fRU1BQ19DTE9DS19SRUcgJiYKPiA+ICAJICAgIHJlZyA8ICBTVU5YSV9TUkFNX0VNQUNf Q0xPQ0tfUkVHICsgdmFyaWFudC0+bnVtX2VtYWNfY2xvY2tzICogNCkKPiA+ICAJCXJldHVybiB0 cnVlOwo+ID4gQEAgLTMyNyw2ICszMzIsMjEgQEAgc3RhdGljIGJvb2wgc3VueGlfc3JhbV9yZWdt YXBfYWNjZXNzaWJsZV9yZWcoc3RydWN0IGRldmljZSAqZGV2LAo+ID4gIAlyZXR1cm4gZmFsc2U7 Cj4gPiAgfQo+ID4gIAo+ID4gKwo+ID4gK3N0YXRpYyB2b2lkIHN1bnhpX3NyYW1fbG9jayh2b2lk ICpfbG9jaykKPiA+ICt7Cj4gPiArCXNwaW5sb2NrX3QgKmxvY2sgPSBfbG9jazsKPiA+ICsKPiA+ ICsJc3Bpbl9sb2NrKGxvY2spOwo+ID4gK30KPiA+ICsKPiA+ICtzdGF0aWMgdm9pZCBzdW54aV9z cmFtX3VubG9jayh2b2lkICpfbG9jaykKPiA+ICt7Cj4gPiArCXNwaW5sb2NrX3QgKmxvY2sgPSBf bG9jazsKPiA+ICsKPiA+ICsJc3Bpbl91bmxvY2sobG9jayk7Cj4gPiArfQo+ID4gKwo+ID4gIHN0 YXRpYyBzdHJ1Y3QgcmVnbWFwX2NvbmZpZyBzdW54aV9zcmFtX3JlZ21hcF9jb25maWcgPSB7Cj4g PiAgCS5yZWdfYml0cyAgICAgICA9IDMyLAo+ID4gIAkudmFsX2JpdHMgICAgICAgPSAzMiwKPiA+ IEBAIC0zMzYsNiArMzU2LDkgQEAgc3RhdGljIHN0cnVjdCByZWdtYXBfY29uZmlnIHN1bnhpX3Ny YW1fcmVnbWFwX2NvbmZpZyA9IHsKPiA+ICAJLyogb3RoZXIgZGV2aWNlcyBoYXZlIG5vIGJ1c2lu ZXNzIGFjY2Vzc2luZyBvdGhlciByZWdpc3RlcnMgKi8KPiA+ICAJLnJlYWRhYmxlX3JlZwk9IHN1 bnhpX3NyYW1fcmVnbWFwX2FjY2Vzc2libGVfcmVnLAo+ID4gIAkud3JpdGVhYmxlX3JlZwk9IHN1 bnhpX3NyYW1fcmVnbWFwX2FjY2Vzc2libGVfcmVnLAo+ID4gKwkubG9jawkJPSBzdW54aV9zcmFt X2xvY2ssCj4gPiArCS51bmxvY2sJCT0gc3VueGlfc3JhbV91bmxvY2ssCj4gPiArCS5sb2NrX2Fy Zwk9ICZzcmFtX2xvY2ssCj4gPiAgfTsKPiA+ICAKPiA+ICBzdGF0aWMgaW50IF9faW5pdCBzdW54 aV9zcmFtX3Byb2JlKHN0cnVjdCBwbGF0Zm9ybV9kZXZpY2UgKnBkZXYpCj4gPiAgIAo+IAo+IAo+ IAo+IAo+IAoKCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f CmxpbnV4LWFybS1rZXJuZWwgbWFpbGluZyBsaXN0CmxpbnV4LWFybS1rZXJuZWxAbGlzdHMuaW5m cmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xp bnV4LWFybS1rZXJuZWwK