From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f174.google.com (mail-pl1-f174.google.com [209.85.214.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 94A383838A for ; Fri, 8 Mar 2024 05:42:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.174 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709876529; cv=none; b=E71fDSQf/Ocpn0NUFe7Qsu08yGLB8xIsN5uU+L+2AKEBvNEhE8TvIMQ3VS2LZiKlsT5Bgahd4F3917zn3eWm8xeIN68qoU+nA5tPAHGlqBn3FijFtdZqCkSG1KTzutZWQb9urGRFxeQoaT5coTN10bB3ZIjTeZzYiXKtGxxQ+iE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1709876529; c=relaxed/simple; bh=3s/RLuQGTpmiFw81IdmZywu6jHPsMcW/eF4L59BYu9Q=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=cXpWTfH9nnpkTneqApM2VtL2S9007/IZtRSw1TVFac/EIKzOLpkHM+jatmVvqk/grBnKY8UGVpyd5fH9eYwCptzFOWjqZr+Z8tnT6yqngkFm94Q3rRk8WF8DPor9Q/89/BJTskDrf5pFUFkCZpeCBC+Ab7pn10CfMi+v5cAUGaw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=LMNABL73; arc=none smtp.client-ip=209.85.214.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="LMNABL73" Received: by mail-pl1-f174.google.com with SMTP id d9443c01a7336-1dc0d11d1b7so15042635ad.2 for ; Thu, 07 Mar 2024 21:42:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1709876527; x=1710481327; darn=vger.kernel.org; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date:from:to :cc:subject:date:message-id:reply-to; bh=Wj7ac9ROAndLu9NTzKRLw7kY+6dSERw+t3Ms1EcCpQw=; b=LMNABL73+POAwPioh9Qr2GNOhXuuy54fTEi9hUndeOFtiv12EV8uogiOxDyTb2uGDN FWBKqDQGKssVtP4j46TcJWZSFhpvcxaGRUyBQAhv+Ya69hB5pLpl7beRBlUwGPVgvKGY C4TsOX2LsLbkI3+V7wcnSHJC0aJNA3iZKqh6k/alihyPh1SrJHypH2WUoi24po1EY3Yy 4RHVLgxrWrtRGb2Gih+V2ImwIPPX8dClp3RT63PDXTSfCjgdgzipGZGxCv9WxoK2a02f /0kw7VuIupsExWDacknhN51lQXkj3NW7Xwq2gCzlWPIaWulA3R6wEa+o24pLLoQ/Xq+t Jjqw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1709876527; x=1710481327; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=Wj7ac9ROAndLu9NTzKRLw7kY+6dSERw+t3Ms1EcCpQw=; b=DgIviK2zt4IjJXPuh6UrSZGBiVjHxhZQ69pwNIsxp5mxejCgopYPtzBL23T+4JgSpE 8jW0JpP5SanH8TVdlcHzTFwVLuAmPUCEawOrpwanrACY+OEN/DxIDYeen8O1Q86y8GGM n3ZXgoBZrQvlttNj6hC6TesWqoTJFOanTDaBDBqmLSVwGguN8NyyWalE6h3ADuuaJsrQ ikUpp+O4/NskvBTb0XqU6VkH03IPmckDOc1ibd/2f9/qPvlkqZpoouQwFB9Wb9zNGcFu W3meIH1pifrT1zTlNLZCh027Hta4Guw+tVQE01HzdAE7P9nUkksFx9OaLmazbNvYOkvt ho7Q== X-Forwarded-Encrypted: i=1; AJvYcCVAfuXICBG4175jbWXIUXX2N3UDe9qsF6bR5p2X2/qJlOnTyCw/L2N6DmqPtbVG63OS+iWOyaA7S0/YypHplaRKYUFsg0nyLGj1DU7cAQ== X-Gm-Message-State: AOJu0Yz82fiTwByccbsls1FoiJ7GXrK/G6kBl/OMsODplFpxQBYEPN7v jBfB36TvsH1rU9qqi2hZFCJPLInuSdpYY0amWv21WbS71u7bnPtafPS2QfFeUQ== X-Google-Smtp-Source: AGHT+IGPo1kH4a7F0KYLb9k/4GMe62ypgOZCiBVkqJtP9bo7e8O9nDucCm38qy36kskyFMcYV2JE9A== X-Received: by 2002:a17:902:6b4c:b0:1dc:ffb7:e857 with SMTP id g12-20020a1709026b4c00b001dcffb7e857mr9330126plt.57.1709876526773; Thu, 07 Mar 2024 21:42:06 -0800 (PST) Received: from thinkpad ([117.217.178.39]) by smtp.gmail.com with ESMTPSA id u11-20020a170903124b00b001dc01efaec2sm15532041plh.168.2024.03.07.21.41.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 Mar 2024 21:42:06 -0800 (PST) Date: Fri, 8 Mar 2024 11:11:52 +0530 From: Manivannan Sadhasivam To: Niklas Cassel Cc: Jingoo Han , Gustavo Pimentel , Lorenzo Pieralisi , Krzysztof =?utf-8?Q?Wilczy=C5=84ski?= , Rob Herring , Bjorn Helgaas , Marek Vasut , Yoshihiro Shimoda , Thierry Reding , Jonathan Hunter , Kishon Vijay Abraham I , Vidya Sagar , Vignesh Raghavendra , Richard Zhu , Lucas Stach , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team , Minghuan Lian , Mingkai Hu , Roy Zang , Kunihiko Hayashi , Masami Hiramatsu , Kishon Vijay Abraham I , Jesper Nilsson , Srikanth Thokala , linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-tegra@vger.kernel.org, linux-omap@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, linux-arm-kernel@axis.com Subject: Re: [PATCH v9 08/10] PCI: dwc: ep: Add a generic dw_pcie_ep_linkdown() API to handle LINK_DOWN event Message-ID: <20240308054152.GD3789@thinkpad> References: <20240304-pci-dbi-rework-v9-0-29d433d99cda@linaro.org> <20240304-pci-dbi-rework-v9-8-29d433d99cda@linaro.org> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: On Thu, Mar 07, 2024 at 10:43:19PM +0100, Niklas Cassel wrote: > On Mon, Mar 04, 2024 at 02:52:20PM +0530, Manivannan Sadhasivam wrote: > > The PCIe link can go to LINK_DOWN state in one of the following scenarios: > > > > 1. Fundamental (PERST#)/hot/warm reset > > 2. Link transition from L2/L3 to L0 > > > > In those cases, LINK_DOWN causes some non-sticky DWC registers to loose the > > state (like REBAR, PTM_CAP etc...). So the drivers need to reinitialize > > them to function properly once the link comes back again. > > > > This is not a problem for drivers supporting PERST# IRQ, since they can > > reinitialize the registers in the PERST# IRQ callback. But for the drivers > > not supporting PERST#, there is no way they can reinitialize the registers > > other than relying on LINK_DOWN IRQ received when the link goes down. So > > let's add a DWC generic API dw_pcie_ep_linkdown() that reinitializes the > > non-sticky registers and also notifies the EPF drivers about link going > > down. > > > > This API can also be used by the drivers supporting PERST# to handle the > > scenario (2) mentioned above. > > > > Signed-off-by: Manivannan Sadhasivam > > --- > > drivers/pci/controller/dwc/pcie-designware-ep.c | 111 ++++++++++++++---------- > > drivers/pci/controller/dwc/pcie-designware.h | 5 ++ > > 2 files changed, 72 insertions(+), 44 deletions(-) > > > > diff --git a/drivers/pci/controller/dwc/pcie-designware-ep.c b/drivers/pci/controller/dwc/pcie-designware-ep.c > > index 278bdc9b2269..fed4c2936c78 100644 > > --- a/drivers/pci/controller/dwc/pcie-designware-ep.c > > +++ b/drivers/pci/controller/dwc/pcie-designware-ep.c > > @@ -14,14 +14,6 @@ > > #include > > #include > > > > -void dw_pcie_ep_linkup(struct dw_pcie_ep *ep) > > -{ > > - struct pci_epc *epc = ep->epc; > > - > > - pci_epc_linkup(epc); > > -} > > -EXPORT_SYMBOL_GPL(dw_pcie_ep_linkup); > > - > > void dw_pcie_ep_init_notify(struct dw_pcie_ep *ep) > > { > > struct pci_epc *epc = ep->epc; > > @@ -603,19 +595,56 @@ static unsigned int dw_pcie_ep_find_ext_capability(struct dw_pcie *pci, int cap) > > return 0; > > } > > > > +static void dw_pcie_ep_init_non_sticky_registers(struct dw_pcie *pci) > > +{ > > + unsigned int offset, ptm_cap_base; > > + unsigned int nbars; > > + u32 reg, i; > > + > > + offset = dw_pcie_ep_find_ext_capability(pci, PCI_EXT_CAP_ID_REBAR); > > + ptm_cap_base = dw_pcie_ep_find_ext_capability(pci, PCI_EXT_CAP_ID_PTM); > > + > > + dw_pcie_dbi_ro_wr_en(pci); > > + > > + if (offset) { > > + reg = dw_pcie_readl_dbi(pci, offset + PCI_REBAR_CTRL); > > + nbars = (reg & PCI_REBAR_CTRL_NBAR_MASK) >> > > + PCI_REBAR_CTRL_NBAR_SHIFT; > > + > > + for (i = 0; i < nbars; i++, offset += PCI_REBAR_CTRL) > > + dw_pcie_writel_dbi(pci, offset + PCI_REBAR_CAP, 0x0); > > If you look at PCI_REBAR_CAP, you will see that it is sticky, > but you have to actually read the databook to see that: > > "The RESBAR_CTRL_REG_BAR_SIZE field is automatically updated > when you write to RESBAR_CAP_REG_0_REG through the DBI." > > So the reason why we need to write this register, even though > it is sticky, is to update the RESBAR_CTRL_REG_BAR_SIZE register, > which is not sticky :) > > (Perhaps we should add that as a comment?) > Yeah, makes sense. > > > + } > > + > > + /* > > + * PTM responder capability can be disabled only after disabling > > + * PTM root capability. > > + */ > > + if (ptm_cap_base) { > > + dw_pcie_dbi_ro_wr_en(pci); > > + reg = dw_pcie_readl_dbi(pci, ptm_cap_base + PCI_PTM_CAP); > > + reg &= ~PCI_PTM_CAP_ROOT; > > + dw_pcie_writel_dbi(pci, ptm_cap_base + PCI_PTM_CAP, reg); > > + > > + reg = dw_pcie_readl_dbi(pci, ptm_cap_base + PCI_PTM_CAP); > > + reg &= ~(PCI_PTM_CAP_RES | PCI_PTM_GRANULARITY_MASK); > > + dw_pcie_writel_dbi(pci, ptm_cap_base + PCI_PTM_CAP, reg); > > + dw_pcie_dbi_ro_wr_dis(pci); > > From looking at the databook: > PCI_PTM_CAP_ROOT: > Note: This register field is sticky. > > PCI_PTM_CAP_RES: > Note: This register field is sticky. > > PCI_PTM_GRANULARITY_MASK: > Dbi: if (DBI_RO_WR_EN == 1) then R/W(sticky) else > R(sticky) > > So all these register fields appear to be sticky to me. > So I would assume that the PTM related writes could be > done in dw_pcie_ep_init_registers(). > Sorry, I didn't cross check the registers w/ databook as I was under the assumption that all PTM registers are non-sticky. Will move them. - Mani > > > + } > > + > > + dw_pcie_setup(pci); > > + dw_pcie_dbi_ro_wr_dis(pci); > > +} > > + > > int dw_pcie_ep_init_registers(struct dw_pcie_ep *ep) > > { > > struct dw_pcie *pci = to_dw_pcie_from_ep(ep); > > struct dw_pcie_ep_func *ep_func; > > struct device *dev = pci->dev; > > struct pci_epc *epc = ep->epc; > > - unsigned int offset, ptm_cap_base; > > - unsigned int nbars; > > u8 hdr_type; > > u8 func_no; > > - int i, ret; > > void *addr; > > - u32 reg; > > + int ret; > > > > hdr_type = dw_pcie_readb_dbi(pci, PCI_HEADER_TYPE) & > > PCI_HEADER_TYPE_MASK; > > @@ -678,38 +707,7 @@ int dw_pcie_ep_init_registers(struct dw_pcie_ep *ep) > > if (ep->ops->init) > > ep->ops->init(ep); > > > > - offset = dw_pcie_ep_find_ext_capability(pci, PCI_EXT_CAP_ID_REBAR); > > - ptm_cap_base = dw_pcie_ep_find_ext_capability(pci, PCI_EXT_CAP_ID_PTM); > > - > > - dw_pcie_dbi_ro_wr_en(pci); > > - > > - if (offset) { > > - reg = dw_pcie_readl_dbi(pci, offset + PCI_REBAR_CTRL); > > - nbars = (reg & PCI_REBAR_CTRL_NBAR_MASK) >> > > - PCI_REBAR_CTRL_NBAR_SHIFT; > > - > > - for (i = 0; i < nbars; i++, offset += PCI_REBAR_CTRL) > > - dw_pcie_writel_dbi(pci, offset + PCI_REBAR_CAP, 0x0); > > - } > > - > > - /* > > - * PTM responder capability can be disabled only after disabling > > - * PTM root capability. > > - */ > > - if (ptm_cap_base) { > > - dw_pcie_dbi_ro_wr_en(pci); > > - reg = dw_pcie_readl_dbi(pci, ptm_cap_base + PCI_PTM_CAP); > > - reg &= ~PCI_PTM_CAP_ROOT; > > - dw_pcie_writel_dbi(pci, ptm_cap_base + PCI_PTM_CAP, reg); > > - > > - reg = dw_pcie_readl_dbi(pci, ptm_cap_base + PCI_PTM_CAP); > > - reg &= ~(PCI_PTM_CAP_RES | PCI_PTM_GRANULARITY_MASK); > > - dw_pcie_writel_dbi(pci, ptm_cap_base + PCI_PTM_CAP, reg); > > - dw_pcie_dbi_ro_wr_dis(pci); > > - } > > - > > - dw_pcie_setup(pci); > > - dw_pcie_dbi_ro_wr_dis(pci); > > + dw_pcie_ep_init_non_sticky_registers(pci); > > > > return 0; > > > > @@ -720,6 +718,31 @@ int dw_pcie_ep_init_registers(struct dw_pcie_ep *ep) > > } > > EXPORT_SYMBOL_GPL(dw_pcie_ep_init_registers); > > > > +void dw_pcie_ep_linkup(struct dw_pcie_ep *ep) > > +{ > > + struct pci_epc *epc = ep->epc; > > + > > + pci_epc_linkup(epc); > > +} > > +EXPORT_SYMBOL_GPL(dw_pcie_ep_linkup); > > + > > +void dw_pcie_ep_linkdown(struct dw_pcie_ep *ep) > > +{ > > + struct dw_pcie *pci = to_dw_pcie_from_ep(ep); > > + struct pci_epc *epc = ep->epc; > > + > > + /* > > + * Initialize the non-sticky DWC registers as they would've reset post > > + * LINK_DOWN. This is specifically needed for drivers not supporting > > + * PERST# as they have no way to reinitialize the registers before the > > + * link comes back again. > > + */ > > + dw_pcie_ep_init_non_sticky_registers(pci); > > + > > + pci_epc_linkdown(epc); > > +} > > +EXPORT_SYMBOL_GPL(dw_pcie_ep_linkdown); > > + > > int dw_pcie_ep_init(struct dw_pcie_ep *ep) > > { > > int ret; > > diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h > > index f8e5431a207b..152969545b0a 100644 > > --- a/drivers/pci/controller/dwc/pcie-designware.h > > +++ b/drivers/pci/controller/dwc/pcie-designware.h > > @@ -668,6 +668,7 @@ static inline void __iomem *dw_pcie_own_conf_map_bus(struct pci_bus *bus, > > > > #ifdef CONFIG_PCIE_DW_EP > > void dw_pcie_ep_linkup(struct dw_pcie_ep *ep); > > +void dw_pcie_ep_linkdown(struct dw_pcie_ep *ep); > > int dw_pcie_ep_init(struct dw_pcie_ep *ep); > > int dw_pcie_ep_init_registers(struct dw_pcie_ep *ep); > > void dw_pcie_ep_init_notify(struct dw_pcie_ep *ep); > > @@ -688,6 +689,10 @@ static inline void dw_pcie_ep_linkup(struct dw_pcie_ep *ep) > > { > > } > > > > +static inline void dw_pcie_ep_linkdown(struct dw_pcie_ep *ep) > > +{ > > +} > > + > > static inline int dw_pcie_ep_init(struct dw_pcie_ep *ep) > > { > > return 0; > > > > -- > > 2.25.1 > > -- மணிவண்ணன் சதாசிவம் From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from lists.ozlabs.org (lists.ozlabs.org [112.213.38.117]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id EAC33C54E41 for ; Fri, 8 Mar 2024 05:42:52 +0000 (UTC) Authentication-Results: lists.ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256 header.s=google header.b=p5qCRBmG; dkim-atps=neutral Received: from boromir.ozlabs.org (localhost [IPv6:::1]) by lists.ozlabs.org (Postfix) with ESMTP id 4TrZnl2nsBz3vYB for ; Fri, 8 Mar 2024 16:42:51 +1100 (AEDT) Authentication-Results: lists.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256 header.s=google header.b=p5qCRBmG; dkim-atps=neutral Authentication-Results: lists.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=linaro.org (client-ip=2607:f8b0:4864:20::636; helo=mail-pl1-x636.google.com; envelope-from=manivannan.sadhasivam@linaro.org; receiver=lists.ozlabs.org) Received: from mail-pl1-x636.google.com (mail-pl1-x636.google.com [IPv6:2607:f8b0:4864:20::636]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by lists.ozlabs.org (Postfix) with ESMTPS id 4TrZmx4Pd8z3bPV for ; Fri, 8 Mar 2024 16:42:08 +1100 (AEDT) Received: by mail-pl1-x636.google.com with SMTP id d9443c01a7336-1dbd32cff0bso15459315ad.0 for ; Thu, 07 Mar 2024 21:42:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1709876527; x=1710481327; darn=lists.ozlabs.org; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date:from:to :cc:subject:date:message-id:reply-to; bh=Wj7ac9ROAndLu9NTzKRLw7kY+6dSERw+t3Ms1EcCpQw=; b=p5qCRBmGALbKPp9DuBvvq7MTvLJD7rH49qbQJDfySivwmFv75UyRm7KOuyVozTxt7/ mFhEp1y/G4wmyePGPXm7GZMlF3a4NEZ5r7Sz6NR0MyroXKuTKzkNH35JgLJCeTHw7/jG v262Aih/5390qbSHTGjyjkV5hbtgOZ0GJcc5aMjWneBjOROM0hW+Y3YOvpdSkpQ3xtke aeXDd6aQ9SZFfY7bAwMxLqWl8zTK2u0Hvqf0FY15hYSE5h7r/HlwJGNwFkhuDOJhzdll 77ou0iJ7G0RkzpJimDHKZUBUPWsQ4n3cVo5Av3PAZnPGGy8CA7Ieuo+IHjh9UBfacvf/ QvAQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1709876527; x=1710481327; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=Wj7ac9ROAndLu9NTzKRLw7kY+6dSERw+t3Ms1EcCpQw=; b=NBLOaZhIQ1YSL+msJXR0Sa1oHL/3xMRmPUMerspQcN5KtrNzB77OTuZUCvsqdvdjnM gpefdrJpTsvhQxC27A8FYdEa+smckSkbF9no+cxdkvDdtIp3ocrvSfUHp3enzue5w8wr 5YIXSXN6qDx6NXLUEpEGEfTWgIoYDtY4GSWNXYIXkSttC7Z1/11gbsngCRpgdp3mNvDY TNaBBvl/CpVumpknQ8llqAG+pGkD/zdIRpITVnYOjvf5rJwm/7JUCEm4yvIvCn0vwP7m UKI5/Yk1m1hr5FPivJi/xldBrSxiT4ut5Og5U7AOpm5v/xECdaweOfnse1V4VLBdwubZ LTBA== X-Forwarded-Encrypted: i=1; AJvYcCV0EPotbqjyLdlDr/7F5NyYHSQ7TGp5fu0gd4XAySsRuZYsDFp9Wl8tZ6CPwO9mNbfIFsTYn+8HZ+6ioZNat0owROmP0Ejctfh4KpZkRg== X-Gm-Message-State: AOJu0YxZUiTybfl6pHGKFjlUEaP258wyk5r+E9fYC0iskRcYBrjKcKj8 sI4lA2tVr0HvccYaHF+kuDUEqEs59KKzirN5F49ePOTkxrxcQ502/Ve12ndFQQ== X-Google-Smtp-Source: AGHT+IGPo1kH4a7F0KYLb9k/4GMe62ypgOZCiBVkqJtP9bo7e8O9nDucCm38qy36kskyFMcYV2JE9A== X-Received: by 2002:a17:902:6b4c:b0:1dc:ffb7:e857 with SMTP id g12-20020a1709026b4c00b001dcffb7e857mr9330126plt.57.1709876526773; Thu, 07 Mar 2024 21:42:06 -0800 (PST) Received: from thinkpad ([117.217.178.39]) by smtp.gmail.com with ESMTPSA id u11-20020a170903124b00b001dc01efaec2sm15532041plh.168.2024.03.07.21.41.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 Mar 2024 21:42:06 -0800 (PST) Date: Fri, 8 Mar 2024 11:11:52 +0530 From: Manivannan Sadhasivam To: Niklas Cassel Subject: Re: [PATCH v9 08/10] PCI: dwc: ep: Add a generic dw_pcie_ep_linkdown() API to handle LINK_DOWN event Message-ID: <20240308054152.GD3789@thinkpad> References: <20240304-pci-dbi-rework-v9-0-29d433d99cda@linaro.org> <20240304-pci-dbi-rework-v9-8-29d433d99cda@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: X-BeenThere: linuxppc-dev@lists.ozlabs.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Linux on PowerPC Developers Mail List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Krzysztof =?utf-8?Q?Wilczy=C5=84ski?= , Vignesh Raghavendra , Kunihiko Hayashi , linux-pci@vger.kernel.org, Lorenzo Pieralisi , Minghuan Lian , Thierry Reding , Kishon Vijay Abraham I , Fabio Estevam , Marek Vasut , Kishon Vijay Abraham I , Rob Herring , Jesper Nilsson , linux-tegra@vger.kernel.org, linux-arm-kernel@axis.com, Jonathan Hunter , NXP Linux Team , Richard Zhu , Srikanth Thokala , linux-arm-msm@vger.kernel.org, Sascha Hauer , linuxppc-dev@lists.ozlabs.org, Bjorn Helgaas , linux-omap@vger.kernel.org, Mingkai Hu , linux-arm-kernel@lists.infradead.org, Roy Zang , Jingoo Han , Yoshihiro Shimoda , linux-kernel@vger.kernel.org, Vidya Sagar , linux-renesas-soc@vger.kernel.org, Masami Hiramatsu , Pengutronix Kernel Team , Gustavo Pimentel , Shawn Guo , Lucas Stach Errors-To: linuxppc-dev-bounces+linuxppc-dev=archiver.kernel.org@lists.ozlabs.org Sender: "Linuxppc-dev" On Thu, Mar 07, 2024 at 10:43:19PM +0100, Niklas Cassel wrote: > On Mon, Mar 04, 2024 at 02:52:20PM +0530, Manivannan Sadhasivam wrote: > > The PCIe link can go to LINK_DOWN state in one of the following scenarios: > > > > 1. Fundamental (PERST#)/hot/warm reset > > 2. Link transition from L2/L3 to L0 > > > > In those cases, LINK_DOWN causes some non-sticky DWC registers to loose the > > state (like REBAR, PTM_CAP etc...). So the drivers need to reinitialize > > them to function properly once the link comes back again. > > > > This is not a problem for drivers supporting PERST# IRQ, since they can > > reinitialize the registers in the PERST# IRQ callback. But for the drivers > > not supporting PERST#, there is no way they can reinitialize the registers > > other than relying on LINK_DOWN IRQ received when the link goes down. So > > let's add a DWC generic API dw_pcie_ep_linkdown() that reinitializes the > > non-sticky registers and also notifies the EPF drivers about link going > > down. > > > > This API can also be used by the drivers supporting PERST# to handle the > > scenario (2) mentioned above. > > > > Signed-off-by: Manivannan Sadhasivam > > --- > > drivers/pci/controller/dwc/pcie-designware-ep.c | 111 ++++++++++++++---------- > > drivers/pci/controller/dwc/pcie-designware.h | 5 ++ > > 2 files changed, 72 insertions(+), 44 deletions(-) > > > > diff --git a/drivers/pci/controller/dwc/pcie-designware-ep.c b/drivers/pci/controller/dwc/pcie-designware-ep.c > > index 278bdc9b2269..fed4c2936c78 100644 > > --- a/drivers/pci/controller/dwc/pcie-designware-ep.c > > +++ b/drivers/pci/controller/dwc/pcie-designware-ep.c > > @@ -14,14 +14,6 @@ > > #include > > #include > > > > -void dw_pcie_ep_linkup(struct dw_pcie_ep *ep) > > -{ > > - struct pci_epc *epc = ep->epc; > > - > > - pci_epc_linkup(epc); > > -} > > -EXPORT_SYMBOL_GPL(dw_pcie_ep_linkup); > > - > > void dw_pcie_ep_init_notify(struct dw_pcie_ep *ep) > > { > > struct pci_epc *epc = ep->epc; > > @@ -603,19 +595,56 @@ static unsigned int dw_pcie_ep_find_ext_capability(struct dw_pcie *pci, int cap) > > return 0; > > } > > > > +static void dw_pcie_ep_init_non_sticky_registers(struct dw_pcie *pci) > > +{ > > + unsigned int offset, ptm_cap_base; > > + unsigned int nbars; > > + u32 reg, i; > > + > > + offset = dw_pcie_ep_find_ext_capability(pci, PCI_EXT_CAP_ID_REBAR); > > + ptm_cap_base = dw_pcie_ep_find_ext_capability(pci, PCI_EXT_CAP_ID_PTM); > > + > > + dw_pcie_dbi_ro_wr_en(pci); > > + > > + if (offset) { > > + reg = dw_pcie_readl_dbi(pci, offset + PCI_REBAR_CTRL); > > + nbars = (reg & PCI_REBAR_CTRL_NBAR_MASK) >> > > + PCI_REBAR_CTRL_NBAR_SHIFT; > > + > > + for (i = 0; i < nbars; i++, offset += PCI_REBAR_CTRL) > > + dw_pcie_writel_dbi(pci, offset + PCI_REBAR_CAP, 0x0); > > If you look at PCI_REBAR_CAP, you will see that it is sticky, > but you have to actually read the databook to see that: > > "The RESBAR_CTRL_REG_BAR_SIZE field is automatically updated > when you write to RESBAR_CAP_REG_0_REG through the DBI." > > So the reason why we need to write this register, even though > it is sticky, is to update the RESBAR_CTRL_REG_BAR_SIZE register, > which is not sticky :) > > (Perhaps we should add that as a comment?) > Yeah, makes sense. > > > + } > > + > > + /* > > + * PTM responder capability can be disabled only after disabling > > + * PTM root capability. > > + */ > > + if (ptm_cap_base) { > > + dw_pcie_dbi_ro_wr_en(pci); > > + reg = dw_pcie_readl_dbi(pci, ptm_cap_base + PCI_PTM_CAP); > > + reg &= ~PCI_PTM_CAP_ROOT; > > + dw_pcie_writel_dbi(pci, ptm_cap_base + PCI_PTM_CAP, reg); > > + > > + reg = dw_pcie_readl_dbi(pci, ptm_cap_base + PCI_PTM_CAP); > > + reg &= ~(PCI_PTM_CAP_RES | PCI_PTM_GRANULARITY_MASK); > > + dw_pcie_writel_dbi(pci, ptm_cap_base + PCI_PTM_CAP, reg); > > + dw_pcie_dbi_ro_wr_dis(pci); > > From looking at the databook: > PCI_PTM_CAP_ROOT: > Note: This register field is sticky. > > PCI_PTM_CAP_RES: > Note: This register field is sticky. > > PCI_PTM_GRANULARITY_MASK: > Dbi: if (DBI_RO_WR_EN == 1) then R/W(sticky) else > R(sticky) > > So all these register fields appear to be sticky to me. > So I would assume that the PTM related writes could be > done in dw_pcie_ep_init_registers(). > Sorry, I didn't cross check the registers w/ databook as I was under the assumption that all PTM registers are non-sticky. Will move them. - Mani > > > + } > > + > > + dw_pcie_setup(pci); > > + dw_pcie_dbi_ro_wr_dis(pci); > > +} > > + > > int dw_pcie_ep_init_registers(struct dw_pcie_ep *ep) > > { > > struct dw_pcie *pci = to_dw_pcie_from_ep(ep); > > struct dw_pcie_ep_func *ep_func; > > struct device *dev = pci->dev; > > struct pci_epc *epc = ep->epc; > > - unsigned int offset, ptm_cap_base; > > - unsigned int nbars; > > u8 hdr_type; > > u8 func_no; > > - int i, ret; > > void *addr; > > - u32 reg; > > + int ret; > > > > hdr_type = dw_pcie_readb_dbi(pci, PCI_HEADER_TYPE) & > > PCI_HEADER_TYPE_MASK; > > @@ -678,38 +707,7 @@ int dw_pcie_ep_init_registers(struct dw_pcie_ep *ep) > > if (ep->ops->init) > > ep->ops->init(ep); > > > > - offset = dw_pcie_ep_find_ext_capability(pci, PCI_EXT_CAP_ID_REBAR); > > - ptm_cap_base = dw_pcie_ep_find_ext_capability(pci, PCI_EXT_CAP_ID_PTM); > > - > > - dw_pcie_dbi_ro_wr_en(pci); > > - > > - if (offset) { > > - reg = dw_pcie_readl_dbi(pci, offset + PCI_REBAR_CTRL); > > - nbars = (reg & PCI_REBAR_CTRL_NBAR_MASK) >> > > - PCI_REBAR_CTRL_NBAR_SHIFT; > > - > > - for (i = 0; i < nbars; i++, offset += PCI_REBAR_CTRL) > > - dw_pcie_writel_dbi(pci, offset + PCI_REBAR_CAP, 0x0); > > - } > > - > > - /* > > - * PTM responder capability can be disabled only after disabling > > - * PTM root capability. > > - */ > > - if (ptm_cap_base) { > > - dw_pcie_dbi_ro_wr_en(pci); > > - reg = dw_pcie_readl_dbi(pci, ptm_cap_base + PCI_PTM_CAP); > > - reg &= ~PCI_PTM_CAP_ROOT; > > - dw_pcie_writel_dbi(pci, ptm_cap_base + PCI_PTM_CAP, reg); > > - > > - reg = dw_pcie_readl_dbi(pci, ptm_cap_base + PCI_PTM_CAP); > > - reg &= ~(PCI_PTM_CAP_RES | PCI_PTM_GRANULARITY_MASK); > > - dw_pcie_writel_dbi(pci, ptm_cap_base + PCI_PTM_CAP, reg); > > - dw_pcie_dbi_ro_wr_dis(pci); > > - } > > - > > - dw_pcie_setup(pci); > > - dw_pcie_dbi_ro_wr_dis(pci); > > + dw_pcie_ep_init_non_sticky_registers(pci); > > > > return 0; > > > > @@ -720,6 +718,31 @@ int dw_pcie_ep_init_registers(struct dw_pcie_ep *ep) > > } > > EXPORT_SYMBOL_GPL(dw_pcie_ep_init_registers); > > > > +void dw_pcie_ep_linkup(struct dw_pcie_ep *ep) > > +{ > > + struct pci_epc *epc = ep->epc; > > + > > + pci_epc_linkup(epc); > > +} > > +EXPORT_SYMBOL_GPL(dw_pcie_ep_linkup); > > + > > +void dw_pcie_ep_linkdown(struct dw_pcie_ep *ep) > > +{ > > + struct dw_pcie *pci = to_dw_pcie_from_ep(ep); > > + struct pci_epc *epc = ep->epc; > > + > > + /* > > + * Initialize the non-sticky DWC registers as they would've reset post > > + * LINK_DOWN. This is specifically needed for drivers not supporting > > + * PERST# as they have no way to reinitialize the registers before the > > + * link comes back again. > > + */ > > + dw_pcie_ep_init_non_sticky_registers(pci); > > + > > + pci_epc_linkdown(epc); > > +} > > +EXPORT_SYMBOL_GPL(dw_pcie_ep_linkdown); > > + > > int dw_pcie_ep_init(struct dw_pcie_ep *ep) > > { > > int ret; > > diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h > > index f8e5431a207b..152969545b0a 100644 > > --- a/drivers/pci/controller/dwc/pcie-designware.h > > +++ b/drivers/pci/controller/dwc/pcie-designware.h > > @@ -668,6 +668,7 @@ static inline void __iomem *dw_pcie_own_conf_map_bus(struct pci_bus *bus, > > > > #ifdef CONFIG_PCIE_DW_EP > > void dw_pcie_ep_linkup(struct dw_pcie_ep *ep); > > +void dw_pcie_ep_linkdown(struct dw_pcie_ep *ep); > > int dw_pcie_ep_init(struct dw_pcie_ep *ep); > > int dw_pcie_ep_init_registers(struct dw_pcie_ep *ep); > > void dw_pcie_ep_init_notify(struct dw_pcie_ep *ep); > > @@ -688,6 +689,10 @@ static inline void dw_pcie_ep_linkup(struct dw_pcie_ep *ep) > > { > > } > > > > +static inline void dw_pcie_ep_linkdown(struct dw_pcie_ep *ep) > > +{ > > +} > > + > > static inline int dw_pcie_ep_init(struct dw_pcie_ep *ep) > > { > > return 0; > > > > -- > > 2.25.1 > > -- மணிவண்ணன் சதாசிவம் From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 71682C54E41 for ; Fri, 8 Mar 2024 05:42:24 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=lvHH1136WHrB7MFuVd1S9zCzQeyU2rV+b9+oXMO49Xo=; b=Smop1xDXTrXh7b /fG2Vke4HaGfpFeuHgiVl6njV0NnM3WV/vYcxxBsmOfyXHDVjd0iHJbNii5iNCAEV/VDpgklW3/CJ t5cwJYRnHXqCUe4aN9YlsobgPjBXIjgz5LAolBS3bFa9rxGD0NoLny9X83x/BD1fBUa5JhbnqDHBq h5Y6RneQHfzk/Xto/w+lyo1BfYFXywSXylTsmhl0BejKub8dxJAbS27C0XmhzD3dc9/JnUw9oAf5u j99AS9EyuU2DOnw00Su8VqlZdlrCwGpFiiEvwCLr7P6dvz8LuAfxAyGMnIxsjtpO507Cqseg5a07d BiPypP5EWKXXhQ3/cOpA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1riSzm-00000007uXJ-2sfm; Fri, 08 Mar 2024 05:42:14 +0000 Received: from mail-pl1-x636.google.com ([2607:f8b0:4864:20::636]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1riSzj-00000007uW3-2CIf for linux-arm-kernel@lists.infradead.org; Fri, 08 Mar 2024 05:42:12 +0000 Received: by mail-pl1-x636.google.com with SMTP id d9443c01a7336-1dbd32cff0bso15459265ad.0 for ; Thu, 07 Mar 2024 21:42:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1709876527; x=1710481327; darn=lists.infradead.org; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date:from:to :cc:subject:date:message-id:reply-to; bh=Wj7ac9ROAndLu9NTzKRLw7kY+6dSERw+t3Ms1EcCpQw=; b=G2dhI1xSEpaZBt6WIs4Xa00eaMJ2o+tucs9fxGqt2eOQ/wRxPPvxMyOXHHfmbyCoM4 zxULUVz5OM3XPRkb7S9wbqIZApdqRQKlhDQl+4sV8wuiAkwLKjNEYOzjPwGWPsmM/JdH pgMFb2bQ2R0CBqORlv0NuhqtilKulfSnaLk/npQALU0WehoXr8Txgp9ysebLmROG1S16 0zPWc2tiFIX+tOfiJ0VQbP04fMVNqEo+hKJ/yxEJhGecJ7XK2qRz9CFXwoWMSEZFGijg x/PkWSPHAl3FirRxR/HFfUz5v3SH3bPrrjyD9hbhdDZQDwZKG/RgWhnC0vSx2kj+lAYj wZ1Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1709876527; x=1710481327; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=Wj7ac9ROAndLu9NTzKRLw7kY+6dSERw+t3Ms1EcCpQw=; b=mpV19QToMJOd/Mo0DBTFtjVY0Vl9Kbpjn47hM4kdm/1ro43KNDoaNxpGBAoPJ3kA9E ATJ6TULitQ2enlw/cmtxQGCoJoiGiAwGbE8asr0wsO16PILvWxWP2Bo0orwj6xf29wv/ oPvWxsmYcCiqxWEeSAbEsJ0XduGFUN7uOvv2jcHPF+cYnnxx5QXPaO3LipbF3+1qDVAW QG7DVXxC8QqrEvHnIvLNjZW80Vfi/42sieBerxOea+ohtc7NEIMNv5qMIFPty2B3ebUw hLvjZkg4G5W9vk9X8JaX4a/dUBe7Rb0ta2HfAj8yfX8fSBkac6BEJ6Z0lPqpPfAGOxGE 0Xbg== X-Forwarded-Encrypted: i=1; AJvYcCVM9HpZXXfCIHQzhvq7wfYgf+UyrFZZvosMmvXeX+nC/0cgbYd+kwXsz7LqoZLplxEQgmhbbO8XP735GhhPlVXerDXF6K1Bc+J6/S744n//9MbTDs8= X-Gm-Message-State: AOJu0YyCpMLUrVdrdPmpbzNOcO8886YqBnwuy05cJNjphZ0vaBml9shY Q3A75xfdTSogWajYP2e5Q8qJRjLUTg6YlUMIaTsfUwB6Dc53Ww2nXW2GXkMe+g== X-Google-Smtp-Source: AGHT+IGPo1kH4a7F0KYLb9k/4GMe62ypgOZCiBVkqJtP9bo7e8O9nDucCm38qy36kskyFMcYV2JE9A== X-Received: by 2002:a17:902:6b4c:b0:1dc:ffb7:e857 with SMTP id g12-20020a1709026b4c00b001dcffb7e857mr9330126plt.57.1709876526773; Thu, 07 Mar 2024 21:42:06 -0800 (PST) Received: from thinkpad ([117.217.178.39]) by smtp.gmail.com with ESMTPSA id u11-20020a170903124b00b001dc01efaec2sm15532041plh.168.2024.03.07.21.41.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 Mar 2024 21:42:06 -0800 (PST) Date: Fri, 8 Mar 2024 11:11:52 +0530 From: Manivannan Sadhasivam To: Niklas Cassel Cc: Jingoo Han , Gustavo Pimentel , Lorenzo Pieralisi , Krzysztof =?utf-8?Q?Wilczy=C5=84ski?= , Rob Herring , Bjorn Helgaas , Marek Vasut , Yoshihiro Shimoda , Thierry Reding , Jonathan Hunter , Kishon Vijay Abraham I , Vidya Sagar , Vignesh Raghavendra , Richard Zhu , Lucas Stach , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team , Minghuan Lian , Mingkai Hu , Roy Zang , Kunihiko Hayashi , Masami Hiramatsu , Kishon Vijay Abraham I , Jesper Nilsson , Srikanth Thokala , linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-tegra@vger.kernel.org, linux-omap@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, linux-arm-kernel@axis.com Subject: Re: [PATCH v9 08/10] PCI: dwc: ep: Add a generic dw_pcie_ep_linkdown() API to handle LINK_DOWN event Message-ID: <20240308054152.GD3789@thinkpad> References: <20240304-pci-dbi-rework-v9-0-29d433d99cda@linaro.org> <20240304-pci-dbi-rework-v9-8-29d433d99cda@linaro.org> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240307_214211_599102_E340A29D X-CRM114-Status: GOOD ( 43.32 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org T24gVGh1LCBNYXIgMDcsIDIwMjQgYXQgMTA6NDM6MTlQTSArMDEwMCwgTmlrbGFzIENhc3NlbCB3 cm90ZToKPiBPbiBNb24sIE1hciAwNCwgMjAyNCBhdCAwMjo1MjoyMFBNICswNTMwLCBNYW5pdmFu bmFuIFNhZGhhc2l2YW0gd3JvdGU6Cj4gPiBUaGUgUENJZSBsaW5rIGNhbiBnbyB0byBMSU5LX0RP V04gc3RhdGUgaW4gb25lIG9mIHRoZSBmb2xsb3dpbmcgc2NlbmFyaW9zOgo+ID4gCj4gPiAxLiBG dW5kYW1lbnRhbCAoUEVSU1QjKS9ob3Qvd2FybSByZXNldAo+ID4gMi4gTGluayB0cmFuc2l0aW9u IGZyb20gTDIvTDMgdG8gTDAKPiA+IAo+ID4gSW4gdGhvc2UgY2FzZXMsIExJTktfRE9XTiBjYXVz ZXMgc29tZSBub24tc3RpY2t5IERXQyByZWdpc3RlcnMgdG8gbG9vc2UgdGhlCj4gPiBzdGF0ZSAo bGlrZSBSRUJBUiwgUFRNX0NBUCBldGMuLi4pLiBTbyB0aGUgZHJpdmVycyBuZWVkIHRvIHJlaW5p dGlhbGl6ZQo+ID4gdGhlbSB0byBmdW5jdGlvbiBwcm9wZXJseSBvbmNlIHRoZSBsaW5rIGNvbWVz IGJhY2sgYWdhaW4uCj4gPiAKPiA+IFRoaXMgaXMgbm90IGEgcHJvYmxlbSBmb3IgZHJpdmVycyBz dXBwb3J0aW5nIFBFUlNUIyBJUlEsIHNpbmNlIHRoZXkgY2FuCj4gPiByZWluaXRpYWxpemUgdGhl IHJlZ2lzdGVycyBpbiB0aGUgUEVSU1QjIElSUSBjYWxsYmFjay4gQnV0IGZvciB0aGUgZHJpdmVy cwo+ID4gbm90IHN1cHBvcnRpbmcgUEVSU1QjLCB0aGVyZSBpcyBubyB3YXkgdGhleSBjYW4gcmVp bml0aWFsaXplIHRoZSByZWdpc3RlcnMKPiA+IG90aGVyIHRoYW4gcmVseWluZyBvbiBMSU5LX0RP V04gSVJRIHJlY2VpdmVkIHdoZW4gdGhlIGxpbmsgZ29lcyBkb3duLiBTbwo+ID4gbGV0J3MgYWRk IGEgRFdDIGdlbmVyaWMgQVBJIGR3X3BjaWVfZXBfbGlua2Rvd24oKSB0aGF0IHJlaW5pdGlhbGl6 ZXMgdGhlCj4gPiBub24tc3RpY2t5IHJlZ2lzdGVycyBhbmQgYWxzbyBub3RpZmllcyB0aGUgRVBG IGRyaXZlcnMgYWJvdXQgbGluayBnb2luZwo+ID4gZG93bi4KPiA+IAo+ID4gVGhpcyBBUEkgY2Fu IGFsc28gYmUgdXNlZCBieSB0aGUgZHJpdmVycyBzdXBwb3J0aW5nIFBFUlNUIyB0byBoYW5kbGUg dGhlCj4gPiBzY2VuYXJpbyAoMikgbWVudGlvbmVkIGFib3ZlLgo+ID4gCj4gPiBTaWduZWQtb2Zm LWJ5OiBNYW5pdmFubmFuIFNhZGhhc2l2YW0gPG1hbml2YW5uYW4uc2FkaGFzaXZhbUBsaW5hcm8u b3JnPgo+ID4gLS0tCj4gPiAgZHJpdmVycy9wY2kvY29udHJvbGxlci9kd2MvcGNpZS1kZXNpZ253 YXJlLWVwLmMgfCAxMTEgKysrKysrKysrKysrKystLS0tLS0tLS0tCj4gPiAgZHJpdmVycy9wY2kv Y29udHJvbGxlci9kd2MvcGNpZS1kZXNpZ253YXJlLmggICAgfCAgIDUgKysKPiA+ICAyIGZpbGVz IGNoYW5nZWQsIDcyIGluc2VydGlvbnMoKyksIDQ0IGRlbGV0aW9ucygtKQo+ID4gCj4gPiBkaWZm IC0tZ2l0IGEvZHJpdmVycy9wY2kvY29udHJvbGxlci9kd2MvcGNpZS1kZXNpZ253YXJlLWVwLmMg Yi9kcml2ZXJzL3BjaS9jb250cm9sbGVyL2R3Yy9wY2llLWRlc2lnbndhcmUtZXAuYwo+ID4gaW5k ZXggMjc4YmRjOWIyMjY5Li5mZWQ0YzI5MzZjNzggMTAwNjQ0Cj4gPiAtLS0gYS9kcml2ZXJzL3Bj aS9jb250cm9sbGVyL2R3Yy9wY2llLWRlc2lnbndhcmUtZXAuYwo+ID4gKysrIGIvZHJpdmVycy9w Y2kvY29udHJvbGxlci9kd2MvcGNpZS1kZXNpZ253YXJlLWVwLmMKPiA+IEBAIC0xNCwxNCArMTQs NiBAQAo+ID4gICNpbmNsdWRlIDxsaW51eC9wY2ktZXBjLmg+Cj4gPiAgI2luY2x1ZGUgPGxpbnV4 L3BjaS1lcGYuaD4KPiA+ICAKPiA+IC12b2lkIGR3X3BjaWVfZXBfbGlua3VwKHN0cnVjdCBkd19w Y2llX2VwICplcCkKPiA+IC17Cj4gPiAtCXN0cnVjdCBwY2lfZXBjICplcGMgPSBlcC0+ZXBjOwo+ ID4gLQo+ID4gLQlwY2lfZXBjX2xpbmt1cChlcGMpOwo+ID4gLX0KPiA+IC1FWFBPUlRfU1lNQk9M X0dQTChkd19wY2llX2VwX2xpbmt1cCk7Cj4gPiAtCj4gPiAgdm9pZCBkd19wY2llX2VwX2luaXRf bm90aWZ5KHN0cnVjdCBkd19wY2llX2VwICplcCkKPiA+ICB7Cj4gPiAgCXN0cnVjdCBwY2lfZXBj ICplcGMgPSBlcC0+ZXBjOwo+ID4gQEAgLTYwMywxOSArNTk1LDU2IEBAIHN0YXRpYyB1bnNpZ25l ZCBpbnQgZHdfcGNpZV9lcF9maW5kX2V4dF9jYXBhYmlsaXR5KHN0cnVjdCBkd19wY2llICpwY2ks IGludCBjYXApCj4gPiAgCXJldHVybiAwOwo+ID4gIH0KPiA+ICAKPiA+ICtzdGF0aWMgdm9pZCBk d19wY2llX2VwX2luaXRfbm9uX3N0aWNreV9yZWdpc3RlcnMoc3RydWN0IGR3X3BjaWUgKnBjaSkK PiA+ICt7Cj4gPiArCXVuc2lnbmVkIGludCBvZmZzZXQsIHB0bV9jYXBfYmFzZTsKPiA+ICsJdW5z aWduZWQgaW50IG5iYXJzOwo+ID4gKwl1MzIgcmVnLCBpOwo+ID4gKwo+ID4gKwlvZmZzZXQgPSBk d19wY2llX2VwX2ZpbmRfZXh0X2NhcGFiaWxpdHkocGNpLCBQQ0lfRVhUX0NBUF9JRF9SRUJBUik7 Cj4gPiArCXB0bV9jYXBfYmFzZSA9IGR3X3BjaWVfZXBfZmluZF9leHRfY2FwYWJpbGl0eShwY2ks IFBDSV9FWFRfQ0FQX0lEX1BUTSk7Cj4gPiArCj4gPiArCWR3X3BjaWVfZGJpX3JvX3dyX2VuKHBj aSk7Cj4gPiArCj4gPiArCWlmIChvZmZzZXQpIHsKPiA+ICsJCXJlZyA9IGR3X3BjaWVfcmVhZGxf ZGJpKHBjaSwgb2Zmc2V0ICsgUENJX1JFQkFSX0NUUkwpOwo+ID4gKwkJbmJhcnMgPSAocmVnICYg UENJX1JFQkFSX0NUUkxfTkJBUl9NQVNLKSA+Pgo+ID4gKwkJCVBDSV9SRUJBUl9DVFJMX05CQVJf U0hJRlQ7Cj4gPiArCj4gPiArCQlmb3IgKGkgPSAwOyBpIDwgbmJhcnM7IGkrKywgb2Zmc2V0ICs9 IFBDSV9SRUJBUl9DVFJMKQo+ID4gKwkJCWR3X3BjaWVfd3JpdGVsX2RiaShwY2ksIG9mZnNldCAr IFBDSV9SRUJBUl9DQVAsIDB4MCk7Cj4gCj4gSWYgeW91IGxvb2sgYXQgUENJX1JFQkFSX0NBUCwg eW91IHdpbGwgc2VlIHRoYXQgaXQgaXMgc3RpY2t5LAo+IGJ1dCB5b3UgaGF2ZSB0byBhY3R1YWxs eSByZWFkIHRoZSBkYXRhYm9vayB0byBzZWUgdGhhdDoKPiAKPiAiVGhlIFJFU0JBUl9DVFJMX1JF R19CQVJfU0laRSBmaWVsZCBpcyBhdXRvbWF0aWNhbGx5IHVwZGF0ZWQKPiB3aGVuIHlvdSB3cml0 ZSB0byBSRVNCQVJfQ0FQX1JFR18wX1JFRyB0aHJvdWdoIHRoZSBEQkkuIgo+IAo+IFNvIHRoZSBy ZWFzb24gd2h5IHdlIG5lZWQgdG8gd3JpdGUgdGhpcyByZWdpc3RlciwgZXZlbiB0aG91Z2gKPiBp dCBpcyBzdGlja3ksIGlzIHRvIHVwZGF0ZSB0aGUgUkVTQkFSX0NUUkxfUkVHX0JBUl9TSVpFIHJl Z2lzdGVyLAo+IHdoaWNoIGlzIG5vdCBzdGlja3kgOikKPiAKPiAoUGVyaGFwcyB3ZSBzaG91bGQg YWRkIHRoYXQgYXMgYSBjb21tZW50PykKPiAKClllYWgsIG1ha2VzIHNlbnNlLgoKPiAKPiA+ICsJ fQo+ID4gKwo+ID4gKwkvKgo+ID4gKwkgKiBQVE0gcmVzcG9uZGVyIGNhcGFiaWxpdHkgY2FuIGJl IGRpc2FibGVkIG9ubHkgYWZ0ZXIgZGlzYWJsaW5nCj4gPiArCSAqIFBUTSByb290IGNhcGFiaWxp dHkuCj4gPiArCSAqLwo+ID4gKwlpZiAocHRtX2NhcF9iYXNlKSB7Cj4gPiArCQlkd19wY2llX2Ri aV9yb193cl9lbihwY2kpOwo+ID4gKwkJcmVnID0gZHdfcGNpZV9yZWFkbF9kYmkocGNpLCBwdG1f Y2FwX2Jhc2UgKyBQQ0lfUFRNX0NBUCk7Cj4gPiArCQlyZWcgJj0gflBDSV9QVE1fQ0FQX1JPT1Q7 Cj4gPiArCQlkd19wY2llX3dyaXRlbF9kYmkocGNpLCBwdG1fY2FwX2Jhc2UgKyBQQ0lfUFRNX0NB UCwgcmVnKTsKPiA+ICsKPiA+ICsJCXJlZyA9IGR3X3BjaWVfcmVhZGxfZGJpKHBjaSwgcHRtX2Nh cF9iYXNlICsgUENJX1BUTV9DQVApOwo+ID4gKwkJcmVnICY9IH4oUENJX1BUTV9DQVBfUkVTIHwg UENJX1BUTV9HUkFOVUxBUklUWV9NQVNLKTsKPiA+ICsJCWR3X3BjaWVfd3JpdGVsX2RiaShwY2ks IHB0bV9jYXBfYmFzZSArIFBDSV9QVE1fQ0FQLCByZWcpOwo+ID4gKwkJZHdfcGNpZV9kYmlfcm9f d3JfZGlzKHBjaSk7Cj4gCj4gRnJvbSBsb29raW5nIGF0IHRoZSBkYXRhYm9vazoKPiBQQ0lfUFRN X0NBUF9ST09UOgo+IE5vdGU6IFRoaXMgcmVnaXN0ZXIgZmllbGQgaXMgc3RpY2t5Lgo+IAo+IFBD SV9QVE1fQ0FQX1JFUzoKPiBOb3RlOiBUaGlzIHJlZ2lzdGVyIGZpZWxkIGlzIHN0aWNreS4KPiAK PiBQQ0lfUFRNX0dSQU5VTEFSSVRZX01BU0s6Cj4gRGJpOiBpZiAoREJJX1JPX1dSX0VOID09IDEp IHRoZW4gUi9XKHN0aWNreSkgZWxzZQo+IFIoc3RpY2t5KQo+IAo+IFNvIGFsbCB0aGVzZSByZWdp c3RlciBmaWVsZHMgYXBwZWFyIHRvIGJlIHN0aWNreSB0byBtZS4KPiBTbyBJIHdvdWxkIGFzc3Vt ZSB0aGF0IHRoZSBQVE0gcmVsYXRlZCB3cml0ZXMgY291bGQgYmUKPiBkb25lIGluIGR3X3BjaWVf ZXBfaW5pdF9yZWdpc3RlcnMoKS4KPiAKClNvcnJ5LCBJIGRpZG4ndCBjcm9zcyBjaGVjayB0aGUg cmVnaXN0ZXJzIHcvIGRhdGFib29rIGFzIEkgd2FzIHVuZGVyIHRoZQphc3N1bXB0aW9uIHRoYXQg YWxsIFBUTSByZWdpc3RlcnMgYXJlIG5vbi1zdGlja3kuIFdpbGwgbW92ZSB0aGVtLgoKLSBNYW5p Cgo+IAo+ID4gKwl9Cj4gPiArCj4gPiArCWR3X3BjaWVfc2V0dXAocGNpKTsKPiA+ICsJZHdfcGNp ZV9kYmlfcm9fd3JfZGlzKHBjaSk7Cj4gPiArfQo+ID4gKwo+ID4gIGludCBkd19wY2llX2VwX2lu aXRfcmVnaXN0ZXJzKHN0cnVjdCBkd19wY2llX2VwICplcCkKPiA+ICB7Cj4gPiAgCXN0cnVjdCBk d19wY2llICpwY2kgPSB0b19kd19wY2llX2Zyb21fZXAoZXApOwo+ID4gIAlzdHJ1Y3QgZHdfcGNp ZV9lcF9mdW5jICplcF9mdW5jOwo+ID4gIAlzdHJ1Y3QgZGV2aWNlICpkZXYgPSBwY2ktPmRldjsK PiA+ICAJc3RydWN0IHBjaV9lcGMgKmVwYyA9IGVwLT5lcGM7Cj4gPiAtCXVuc2lnbmVkIGludCBv ZmZzZXQsIHB0bV9jYXBfYmFzZTsKPiA+IC0JdW5zaWduZWQgaW50IG5iYXJzOwo+ID4gIAl1OCBo ZHJfdHlwZTsKPiA+ICAJdTggZnVuY19ubzsKPiA+IC0JaW50IGksIHJldDsKPiA+ICAJdm9pZCAq YWRkcjsKPiA+IC0JdTMyIHJlZzsKPiA+ICsJaW50IHJldDsKPiA+ICAKPiA+ICAJaGRyX3R5cGUg PSBkd19wY2llX3JlYWRiX2RiaShwY2ksIFBDSV9IRUFERVJfVFlQRSkgJgo+ID4gIAkJICAgUENJ X0hFQURFUl9UWVBFX01BU0s7Cj4gPiBAQCAtNjc4LDM4ICs3MDcsNyBAQCBpbnQgZHdfcGNpZV9l cF9pbml0X3JlZ2lzdGVycyhzdHJ1Y3QgZHdfcGNpZV9lcCAqZXApCj4gPiAgCWlmIChlcC0+b3Bz LT5pbml0KQo+ID4gIAkJZXAtPm9wcy0+aW5pdChlcCk7Cj4gPiAgCj4gPiAtCW9mZnNldCA9IGR3 X3BjaWVfZXBfZmluZF9leHRfY2FwYWJpbGl0eShwY2ksIFBDSV9FWFRfQ0FQX0lEX1JFQkFSKTsK PiA+IC0JcHRtX2NhcF9iYXNlID0gZHdfcGNpZV9lcF9maW5kX2V4dF9jYXBhYmlsaXR5KHBjaSwg UENJX0VYVF9DQVBfSURfUFRNKTsKPiA+IC0KPiA+IC0JZHdfcGNpZV9kYmlfcm9fd3JfZW4ocGNp KTsKPiA+IC0KPiA+IC0JaWYgKG9mZnNldCkgewo+ID4gLQkJcmVnID0gZHdfcGNpZV9yZWFkbF9k YmkocGNpLCBvZmZzZXQgKyBQQ0lfUkVCQVJfQ1RSTCk7Cj4gPiAtCQluYmFycyA9IChyZWcgJiBQ Q0lfUkVCQVJfQ1RSTF9OQkFSX01BU0spID4+Cj4gPiAtCQkJUENJX1JFQkFSX0NUUkxfTkJBUl9T SElGVDsKPiA+IC0KPiA+IC0JCWZvciAoaSA9IDA7IGkgPCBuYmFyczsgaSsrLCBvZmZzZXQgKz0g UENJX1JFQkFSX0NUUkwpCj4gPiAtCQkJZHdfcGNpZV93cml0ZWxfZGJpKHBjaSwgb2Zmc2V0ICsg UENJX1JFQkFSX0NBUCwgMHgwKTsKPiA+IC0JfQo+ID4gLQo+ID4gLQkvKgo+ID4gLQkgKiBQVE0g cmVzcG9uZGVyIGNhcGFiaWxpdHkgY2FuIGJlIGRpc2FibGVkIG9ubHkgYWZ0ZXIgZGlzYWJsaW5n Cj4gPiAtCSAqIFBUTSByb290IGNhcGFiaWxpdHkuCj4gPiAtCSAqLwo+ID4gLQlpZiAocHRtX2Nh cF9iYXNlKSB7Cj4gPiAtCQlkd19wY2llX2RiaV9yb193cl9lbihwY2kpOwo+ID4gLQkJcmVnID0g ZHdfcGNpZV9yZWFkbF9kYmkocGNpLCBwdG1fY2FwX2Jhc2UgKyBQQ0lfUFRNX0NBUCk7Cj4gPiAt CQlyZWcgJj0gflBDSV9QVE1fQ0FQX1JPT1Q7Cj4gPiAtCQlkd19wY2llX3dyaXRlbF9kYmkocGNp LCBwdG1fY2FwX2Jhc2UgKyBQQ0lfUFRNX0NBUCwgcmVnKTsKPiA+IC0KPiA+IC0JCXJlZyA9IGR3 X3BjaWVfcmVhZGxfZGJpKHBjaSwgcHRtX2NhcF9iYXNlICsgUENJX1BUTV9DQVApOwo+ID4gLQkJ cmVnICY9IH4oUENJX1BUTV9DQVBfUkVTIHwgUENJX1BUTV9HUkFOVUxBUklUWV9NQVNLKTsKPiA+ IC0JCWR3X3BjaWVfd3JpdGVsX2RiaShwY2ksIHB0bV9jYXBfYmFzZSArIFBDSV9QVE1fQ0FQLCBy ZWcpOwo+ID4gLQkJZHdfcGNpZV9kYmlfcm9fd3JfZGlzKHBjaSk7Cj4gPiAtCX0KPiA+IC0KPiA+ IC0JZHdfcGNpZV9zZXR1cChwY2kpOwo+ID4gLQlkd19wY2llX2RiaV9yb193cl9kaXMocGNpKTsK PiA+ICsJZHdfcGNpZV9lcF9pbml0X25vbl9zdGlja3lfcmVnaXN0ZXJzKHBjaSk7Cj4gPiAgCj4g PiAgCXJldHVybiAwOwo+ID4gIAo+ID4gQEAgLTcyMCw2ICs3MTgsMzEgQEAgaW50IGR3X3BjaWVf ZXBfaW5pdF9yZWdpc3RlcnMoc3RydWN0IGR3X3BjaWVfZXAgKmVwKQo+ID4gIH0KPiA+ICBFWFBP UlRfU1lNQk9MX0dQTChkd19wY2llX2VwX2luaXRfcmVnaXN0ZXJzKTsKPiA+ICAKPiA+ICt2b2lk IGR3X3BjaWVfZXBfbGlua3VwKHN0cnVjdCBkd19wY2llX2VwICplcCkKPiA+ICt7Cj4gPiArCXN0 cnVjdCBwY2lfZXBjICplcGMgPSBlcC0+ZXBjOwo+ID4gKwo+ID4gKwlwY2lfZXBjX2xpbmt1cChl cGMpOwo+ID4gK30KPiA+ICtFWFBPUlRfU1lNQk9MX0dQTChkd19wY2llX2VwX2xpbmt1cCk7Cj4g PiArCj4gPiArdm9pZCBkd19wY2llX2VwX2xpbmtkb3duKHN0cnVjdCBkd19wY2llX2VwICplcCkK PiA+ICt7Cj4gPiArCXN0cnVjdCBkd19wY2llICpwY2kgPSB0b19kd19wY2llX2Zyb21fZXAoZXAp Owo+ID4gKwlzdHJ1Y3QgcGNpX2VwYyAqZXBjID0gZXAtPmVwYzsKPiA+ICsKPiA+ICsJLyoKPiA+ ICsJICogSW5pdGlhbGl6ZSB0aGUgbm9uLXN0aWNreSBEV0MgcmVnaXN0ZXJzIGFzIHRoZXkgd291 bGQndmUgcmVzZXQgcG9zdAo+ID4gKwkgKiBMSU5LX0RPV04uIFRoaXMgaXMgc3BlY2lmaWNhbGx5 IG5lZWRlZCBmb3IgZHJpdmVycyBub3Qgc3VwcG9ydGluZwo+ID4gKwkgKiBQRVJTVCMgYXMgdGhl eSBoYXZlIG5vIHdheSB0byByZWluaXRpYWxpemUgdGhlIHJlZ2lzdGVycyBiZWZvcmUgdGhlCj4g PiArCSAqIGxpbmsgY29tZXMgYmFjayBhZ2Fpbi4KPiA+ICsJICovCj4gPiArCWR3X3BjaWVfZXBf aW5pdF9ub25fc3RpY2t5X3JlZ2lzdGVycyhwY2kpOwo+ID4gKwo+ID4gKwlwY2lfZXBjX2xpbmtk b3duKGVwYyk7Cj4gPiArfQo+ID4gK0VYUE9SVF9TWU1CT0xfR1BMKGR3X3BjaWVfZXBfbGlua2Rv d24pOwo+ID4gKwo+ID4gIGludCBkd19wY2llX2VwX2luaXQoc3RydWN0IGR3X3BjaWVfZXAgKmVw KQo+ID4gIHsKPiA+ICAJaW50IHJldDsKPiA+IGRpZmYgLS1naXQgYS9kcml2ZXJzL3BjaS9jb250 cm9sbGVyL2R3Yy9wY2llLWRlc2lnbndhcmUuaCBiL2RyaXZlcnMvcGNpL2NvbnRyb2xsZXIvZHdj L3BjaWUtZGVzaWdud2FyZS5oCj4gPiBpbmRleCBmOGU1NDMxYTIwN2IuLjE1Mjk2OTU0NWIwYSAx MDA2NDQKPiA+IC0tLSBhL2RyaXZlcnMvcGNpL2NvbnRyb2xsZXIvZHdjL3BjaWUtZGVzaWdud2Fy ZS5oCj4gPiArKysgYi9kcml2ZXJzL3BjaS9jb250cm9sbGVyL2R3Yy9wY2llLWRlc2lnbndhcmUu aAo+ID4gQEAgLTY2OCw2ICs2NjgsNyBAQCBzdGF0aWMgaW5saW5lIHZvaWQgX19pb21lbSAqZHdf cGNpZV9vd25fY29uZl9tYXBfYnVzKHN0cnVjdCBwY2lfYnVzICpidXMsCj4gPiAgCj4gPiAgI2lm ZGVmIENPTkZJR19QQ0lFX0RXX0VQCj4gPiAgdm9pZCBkd19wY2llX2VwX2xpbmt1cChzdHJ1Y3Qg ZHdfcGNpZV9lcCAqZXApOwo+ID4gK3ZvaWQgZHdfcGNpZV9lcF9saW5rZG93bihzdHJ1Y3QgZHdf cGNpZV9lcCAqZXApOwo+ID4gIGludCBkd19wY2llX2VwX2luaXQoc3RydWN0IGR3X3BjaWVfZXAg KmVwKTsKPiA+ICBpbnQgZHdfcGNpZV9lcF9pbml0X3JlZ2lzdGVycyhzdHJ1Y3QgZHdfcGNpZV9l cCAqZXApOwo+ID4gIHZvaWQgZHdfcGNpZV9lcF9pbml0X25vdGlmeShzdHJ1Y3QgZHdfcGNpZV9l cCAqZXApOwo+ID4gQEAgLTY4OCw2ICs2ODksMTAgQEAgc3RhdGljIGlubGluZSB2b2lkIGR3X3Bj aWVfZXBfbGlua3VwKHN0cnVjdCBkd19wY2llX2VwICplcCkKPiA+ICB7Cj4gPiAgfQo+ID4gIAo+ ID4gK3N0YXRpYyBpbmxpbmUgdm9pZCBkd19wY2llX2VwX2xpbmtkb3duKHN0cnVjdCBkd19wY2ll X2VwICplcCkKPiA+ICt7Cj4gPiArfQo+ID4gKwo+ID4gIHN0YXRpYyBpbmxpbmUgaW50IGR3X3Bj aWVfZXBfaW5pdChzdHJ1Y3QgZHdfcGNpZV9lcCAqZXApCj4gPiAgewo+ID4gIAlyZXR1cm4gMDsK PiA+IAo+ID4gLS0gCj4gPiAyLjI1LjEKPiA+IAoKLS0gCuCuruCuo+Cuv+CuteCuo+CvjeCuo+Cu qeCvjSDgrprgrqTgrr7grprgrr/grrXgrq7gr40KCl9fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fCmxpbnV4LWFybS1rZXJuZWwgbWFpbGluZyBsaXN0CmxpbnV4 LWFybS1rZXJuZWxAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9y Zy9tYWlsbWFuL2xpc3RpbmZvL2xpbnV4LWFybS1rZXJuZWwK