All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <20240404-9a84f2090d00f6b994e1de7c@orel>

diff --git a/a/content_digest b/N1/content_digest
index ec6fc7f..4d3dd38 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,9 +1,29 @@
  "ref\020240403080452.1007601-1-atishp@rivosinc.com\0"
  "ref\020240403080452.1007601-5-atishp@rivosinc.com\0"
  "From\0Andrew Jones <ajones@ventanamicro.com>\0"
- "Subject\0[PATCH v5 04/22] drivers/perf: riscv: Use BIT macro for shifting operations\0"
+ "Subject\0Re: [PATCH v5 04/22] drivers/perf: riscv: Use BIT macro for shifting operations\0"
  "Date\0Thu, 4 Apr 2024 13:08:11 +0200\0"
- "To\0kvm-riscv@lists.infradead.org\0"
+ "To\0Atish Patra <atishp@rivosinc.com>\0"
+ "Cc\0linux-kernel@vger.kernel.org"
+  Ajay Kaher <akaher@vmware.com>
+  Alexandre Ghiti <alexghiti@rivosinc.com>
+  Alexey Makhalov <amakhalov@vmware.com>
+  Anup Patel <anup@brainfault.org>
+  Conor Dooley <conor.dooley@microchip.com>
+  Juergen Gross <jgross@suse.com>
+  kvm-riscv@lists.infradead.org
+  kvm@vger.kernel.org
+  linux-kselftest@vger.kernel.org
+  linux-riscv@lists.infradead.org
+  Mark Rutland <mark.rutland@arm.com>
+  Palmer Dabbelt <palmer@dabbelt.com>
+  Paolo Bonzini <pbonzini@redhat.com>
+  Paul Walmsley <paul.walmsley@sifive.com>
+  Shuah Khan <shuah@kernel.org>
+  virtualization@lists.linux.dev
+  VMware PV-Drivers Reviewers <pv-drivers@vmware.com>
+  Will Deacon <will@kernel.org>
+ " x86@kernel.org\0"
  "\00:1\0"
  "b\0"
  "On Wed, Apr 03, 2024 at 01:04:33AM -0700, Atish Patra wrote:\n"
@@ -78,4 +98,4 @@
  "Thanks,\n"
  drew
 
-de54159a18d3d12372c159809e08934dcee1fa65b10b8d02f3318af79a64e934
+580539bea17c60e0dcbabfa1c29dd629c39917d5c342504bbd6f8be51abd4d1b

diff --git a/a/1.txt b/N2/1.txt
index 42267e5..b50891f 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -69,3 +69,8 @@ Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
 
 Thanks,
 drew
+
+_______________________________________________
+linux-riscv mailing list
+linux-riscv@lists.infradead.org
+http://lists.infradead.org/mailman/listinfo/linux-riscv
diff --git a/a/content_digest b/N2/content_digest
index ec6fc7f..156ba36 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -1,9 +1,29 @@
  "ref\020240403080452.1007601-1-atishp@rivosinc.com\0"
  "ref\020240403080452.1007601-5-atishp@rivosinc.com\0"
  "From\0Andrew Jones <ajones@ventanamicro.com>\0"
- "Subject\0[PATCH v5 04/22] drivers/perf: riscv: Use BIT macro for shifting operations\0"
+ "Subject\0Re: [PATCH v5 04/22] drivers/perf: riscv: Use BIT macro for shifting operations\0"
  "Date\0Thu, 4 Apr 2024 13:08:11 +0200\0"
- "To\0kvm-riscv@lists.infradead.org\0"
+ "To\0Atish Patra <atishp@rivosinc.com>\0"
+ "Cc\0linux-kernel@vger.kernel.org"
+  Ajay Kaher <akaher@vmware.com>
+  Alexandre Ghiti <alexghiti@rivosinc.com>
+  Alexey Makhalov <amakhalov@vmware.com>
+  Anup Patel <anup@brainfault.org>
+  Conor Dooley <conor.dooley@microchip.com>
+  Juergen Gross <jgross@suse.com>
+  kvm-riscv@lists.infradead.org
+  kvm@vger.kernel.org
+  linux-kselftest@vger.kernel.org
+  linux-riscv@lists.infradead.org
+  Mark Rutland <mark.rutland@arm.com>
+  Palmer Dabbelt <palmer@dabbelt.com>
+  Paolo Bonzini <pbonzini@redhat.com>
+  Paul Walmsley <paul.walmsley@sifive.com>
+  Shuah Khan <shuah@kernel.org>
+  virtualization@lists.linux.dev
+  VMware PV-Drivers Reviewers <pv-drivers@vmware.com>
+  Will Deacon <will@kernel.org>
+ " x86@kernel.org\0"
  "\00:1\0"
  "b\0"
  "On Wed, Apr 03, 2024 at 01:04:33AM -0700, Atish Patra wrote:\n"
@@ -76,6 +96,11 @@
  "Reviewed-by: Andrew Jones <ajones@ventanamicro.com>\n"
  "\n"
  "Thanks,\n"
- drew
+ "drew\n"
+ "\n"
+ "_______________________________________________\n"
+ "linux-riscv mailing list\n"
+ "linux-riscv@lists.infradead.org\n"
+ http://lists.infradead.org/mailman/listinfo/linux-riscv
 
-de54159a18d3d12372c159809e08934dcee1fa65b10b8d02f3318af79a64e934
+7a13eb2fc0f5916b427dcec45e06ee03d66ac646f01f16d263c9698cb6a758a2

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.