From mboxrd@z Thu Jan 1 00:00:00 1970 From: Alexandre Belloni Date: Fri, 12 Apr 2024 23:43:00 +0200 Subject: [PATCH v2 2/4] dt-bindings: rtc: lpc32xx-rtc: convert to dtschema In-Reply-To: <130d47d8-3294-44be-9a8c-8474d342cb12@linaro.org> References: <20240410-rtc_dtschema-v2-0-d32a11ab0745@gmail.com> <20240410-rtc_dtschema-v2-2-d32a11ab0745@gmail.com> <202404102043571b7450b5@mail.local> <130d47d8-3294-44be-9a8c-8474d342cb12@linaro.org> Message-ID: <20240412214300a31799c2@mail.local> List-Id: To: linux-aspeed@lists.ozlabs.org MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit On 11/04/2024 08:17:55+0200, Krzysztof Kozlowski wrote: > On 10/04/2024 22:43, Alexandre Belloni wrote: > > On 10/04/2024 17:55:34+0200, Javier Carrasco wrote: > >> Convert existing binding to dtschema to support validation. > >> > >> Add the undocumented 'clocks' property. > >> > >> Signed-off-by: Javier Carrasco > >> --- > >> .../devicetree/bindings/rtc/lpc32xx-rtc.txt | 15 -------- > >> .../devicetree/bindings/rtc/nxp,lpc32xx-rtc.yaml | 41 ++++++++++++++++++++++ > >> 2 files changed, 41 insertions(+), 15 deletions(-) > >> > >> diff --git a/Documentation/devicetree/bindings/rtc/lpc32xx-rtc.txt b/Documentation/devicetree/bindings/rtc/lpc32xx-rtc.txt > >> deleted file mode 100644 > >> index a87a1e9bc060..000000000000 > >> --- a/Documentation/devicetree/bindings/rtc/lpc32xx-rtc.txt > >> +++ /dev/null > >> @@ -1,15 +0,0 @@ > >> -* NXP LPC32xx SoC Real Time Clock controller > >> - > >> -Required properties: > >> -- compatible: must be "nxp,lpc3220-rtc" > >> -- reg: physical base address of the controller and length of memory mapped > >> - region. > >> -- interrupts: The RTC interrupt > >> - > >> -Example: > >> - > >> - rtc at 40024000 { > >> - compatible = "nxp,lpc3220-rtc"; > >> - reg = <0x40024000 0x1000>; > >> - interrupts = <52 0>; > >> - }; > >> diff --git a/Documentation/devicetree/bindings/rtc/nxp,lpc32xx-rtc.yaml b/Documentation/devicetree/bindings/rtc/nxp,lpc32xx-rtc.yaml > >> new file mode 100644 > >> index 000000000000..62ddeef961e9 > >> --- /dev/null > >> +++ b/Documentation/devicetree/bindings/rtc/nxp,lpc32xx-rtc.yaml > >> @@ -0,0 +1,41 @@ > >> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > >> +%YAML 1.2 > >> +--- > >> +$id: http://devicetree.org/schemas/rtc/nxp,lpc32xx-rtc.yaml# > >> +$schema: http://devicetree.org/meta-schemas/core.yaml# > >> + > >> +title: NXP LPC32xx SoC Real Time Clock > >> + > >> +maintainers: > >> + - Javier Carrasco > >> + > >> +allOf: > >> + - $ref: rtc.yaml# > >> + > >> +properties: > >> + compatible: > >> + const: nxp,lpc3220-rtc > >> + > >> + reg: > >> + maxItems: 1 > >> + > >> + interrupts: > >> + maxItems: 1 > >> + > >> + clocks: > >> + maxItems: 1 > > > > As I explained the clock doesn't really exist, there is no control over > > it, it is a fixed 32768 Hz crystal, there is no point in describing it > > as this is already the input clock of the SoC. > > That's common for many SoCs but it is still (at least for them) input to > the RTC. On some SoC boards 32 kHz is controllable. > There is n way this can be controlled at the board level as the soc mandates a crystal. There is a control for the oscillator but it is not functional. This would be bit 5 of RTC_CTRL which is documented as such: "5 Not used. Write is don?t care, Read returns random value." Even so, the clock wouldn't be an input to the RTC but it is provided by the RTC. I guess because it was easer to d so, the clock is defined in the clock controller driver: https://elixir.bootlin.com/linux/latest/source/drivers/clk/nxp/clk-lpc32xx.c#L1222 but, from an HW point of view, this is not correct. -- Alexandre Belloni, co-owner and COO, Bootlin Embedded Linux and Kernel engineering https://bootlin.com From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from relay8-d.mail.gandi.net (relay8-d.mail.gandi.net [217.70.183.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 33257152164; Fri, 12 Apr 2024 21:43:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=217.70.183.201 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1712958188; cv=none; b=UEyBU1LgJuhoWTFroINI6P/sMsiXX64zXpu7Yr2GliQmV35yb+vK7IZRMhhwpxNzdb4jdJgFNVewGCV1FJIbTy0I3UEOP2xRfuL40WVp7J+12EyGUOf1pDK0oRjceVgo7MQIu4RVCYHerpYDUtIIlLns9RwU7K4I5BY7qOmriZg= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1712958188; c=relaxed/simple; bh=fJFJt/O18YOy06weCmALUUpTwY9csI4YS3ZZnqltSDY=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=P+yuk4eRc3sTMBc3Vgfk/dRcAVuIlR8bNadsFW7q645PQs5EBE2dJ5njC8UwozV0mWjywwuPIn2yczJGJ2KDMd9BagbwcEiRJ2xMjxxZ9lco+2cxqPa4B3rpagF6YpraL2IS0kPI57aksnvrdl564LaJfRMhPeK6GLT1LTeejWw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=bootlin.com; spf=pass smtp.mailfrom=bootlin.com; dkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com header.b=DUsOkhGf; arc=none smtp.client-ip=217.70.183.201 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=bootlin.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=bootlin.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com header.b="DUsOkhGf" Received: by mail.gandi.net (Postfix) with ESMTPSA id 73CB91BF204; Fri, 12 Apr 2024 21:43:00 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=gm1; t=1712958183; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=tMFYGKt8Bu7x5uUg4ZkcdxFN8tZOkh1RWzacUVnLx1k=; b=DUsOkhGfs+S2lL7ghtnZAlYaMa/6YzxDPAfXVDsfCduvFfqDAn1+oFwiLOwhRa+G0iYJ4R FBqhmwxd0i05VS21hI6J2WpEuWVxQbIjR8/p1nM2pUZJXmlaiTvZV1FpHt+TJFcOlgZ85d p+e+CPOWYZoisQg0bgLRMjPVwJMKp2DCmOBAcZnyOKU8nJD21FwHCKIR8H/UA1wE02SBMu pyRpXCEhR9h22YYQLOnXy4UWMoKl4SR3P970yt2wpWhaw4649CAhRRFPdjOhlL2fZeK7mL ylZGNopM3wEuBSQN9J2L+B0PA3csLYO/8sf+MrZ/6qMaHtGRBv8ZM3/OWZo4vA== Date: Fri, 12 Apr 2024 23:43:00 +0200 From: Alexandre Belloni To: Krzysztof Kozlowski Cc: Javier Carrasco , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jiaxun Yang , Vladimir Zapolskiy , Joel Stanley , Andrew Jeffery , Maxime Coquelin , Alexandre Torgue , linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-aspeed@lists.ozlabs.org, linux-stm32@st-md-mailman.stormreply.com Subject: Re: [PATCH v2 2/4] dt-bindings: rtc: lpc32xx-rtc: convert to dtschema Message-ID: <20240412214300a31799c2@mail.local> References: <20240410-rtc_dtschema-v2-0-d32a11ab0745@gmail.com> <20240410-rtc_dtschema-v2-2-d32a11ab0745@gmail.com> <202404102043571b7450b5@mail.local> <130d47d8-3294-44be-9a8c-8474d342cb12@linaro.org> Precedence: bulk X-Mailing-List: linux-rtc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <130d47d8-3294-44be-9a8c-8474d342cb12@linaro.org> X-GND-Sasl: alexandre.belloni@bootlin.com On 11/04/2024 08:17:55+0200, Krzysztof Kozlowski wrote: > On 10/04/2024 22:43, Alexandre Belloni wrote: > > On 10/04/2024 17:55:34+0200, Javier Carrasco wrote: > >> Convert existing binding to dtschema to support validation. > >> > >> Add the undocumented 'clocks' property. > >> > >> Signed-off-by: Javier Carrasco > >> --- > >> .../devicetree/bindings/rtc/lpc32xx-rtc.txt | 15 -------- > >> .../devicetree/bindings/rtc/nxp,lpc32xx-rtc.yaml | 41 ++++++++++++++++++++++ > >> 2 files changed, 41 insertions(+), 15 deletions(-) > >> > >> diff --git a/Documentation/devicetree/bindings/rtc/lpc32xx-rtc.txt b/Documentation/devicetree/bindings/rtc/lpc32xx-rtc.txt > >> deleted file mode 100644 > >> index a87a1e9bc060..000000000000 > >> --- a/Documentation/devicetree/bindings/rtc/lpc32xx-rtc.txt > >> +++ /dev/null > >> @@ -1,15 +0,0 @@ > >> -* NXP LPC32xx SoC Real Time Clock controller > >> - > >> -Required properties: > >> -- compatible: must be "nxp,lpc3220-rtc" > >> -- reg: physical base address of the controller and length of memory mapped > >> - region. > >> -- interrupts: The RTC interrupt > >> - > >> -Example: > >> - > >> - rtc@40024000 { > >> - compatible = "nxp,lpc3220-rtc"; > >> - reg = <0x40024000 0x1000>; > >> - interrupts = <52 0>; > >> - }; > >> diff --git a/Documentation/devicetree/bindings/rtc/nxp,lpc32xx-rtc.yaml b/Documentation/devicetree/bindings/rtc/nxp,lpc32xx-rtc.yaml > >> new file mode 100644 > >> index 000000000000..62ddeef961e9 > >> --- /dev/null > >> +++ b/Documentation/devicetree/bindings/rtc/nxp,lpc32xx-rtc.yaml > >> @@ -0,0 +1,41 @@ > >> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > >> +%YAML 1.2 > >> +--- > >> +$id: http://devicetree.org/schemas/rtc/nxp,lpc32xx-rtc.yaml# > >> +$schema: http://devicetree.org/meta-schemas/core.yaml# > >> + > >> +title: NXP LPC32xx SoC Real Time Clock > >> + > >> +maintainers: > >> + - Javier Carrasco > >> + > >> +allOf: > >> + - $ref: rtc.yaml# > >> + > >> +properties: > >> + compatible: > >> + const: nxp,lpc3220-rtc > >> + > >> + reg: > >> + maxItems: 1 > >> + > >> + interrupts: > >> + maxItems: 1 > >> + > >> + clocks: > >> + maxItems: 1 > > > > As I explained the clock doesn't really exist, there is no control over > > it, it is a fixed 32768 Hz crystal, there is no point in describing it > > as this is already the input clock of the SoC. > > That's common for many SoCs but it is still (at least for them) input to > the RTC. On some SoC boards 32 kHz is controllable. > There is n way this can be controlled at the board level as the soc mandates a crystal. There is a control for the oscillator but it is not functional. This would be bit 5 of RTC_CTRL which is documented as such: "5 Not used. Write is don’t care, Read returns random value." Even so, the clock wouldn't be an input to the RTC but it is provided by the RTC. I guess because it was easer to d so, the clock is defined in the clock controller driver: https://elixir.bootlin.com/linux/latest/source/drivers/clk/nxp/clk-lpc32xx.c#L1222 but, from an HW point of view, this is not correct. -- Alexandre Belloni, co-owner and COO, Bootlin Embedded Linux and Kernel engineering https://bootlin.com From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 570DCC00A94 for ; Fri, 12 Apr 2024 21:43:25 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=7ko2DTu38BsH98A+25Sjx/ZHCrfYWA4UJoagQf3s15k=; b=kTkPfIhecvMH3d V5fhtQn4ychWlVKOSMs2TIHy5Bv7N0vbkezim0AJqbKVwTXkdKtNQWw5rcZSdBQ732Kf3fHWYyjcY HFxFt9WOWyxSfOVDiqUb6He08OU8sueZ7uCtdBxAOyakWyWVKa4LW89U/60bIiniqvYqTgAbRC01w ontZFCFiqqeSoV6FDvb50DVECIiqQBSvUkpcO+KbRqGhOUkPjuCVI5zO9TxfeltVRHxYFH62Qw3+V 2wms0Jz/yiO2Rz+umLLki+XRRYLYNIgR9bQ2B+C7N15gGosrnduWrI8K0sK+MgttsPQvaYnGR1GJY Mgihv4bwbMJIBrWFWcLg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rvOfw-00000001Qxj-0XGv; Fri, 12 Apr 2024 21:43:12 +0000 Received: from relay8-d.mail.gandi.net ([2001:4b98:dc4:8::228]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rvOfs-00000001Qx6-0NIX for linux-arm-kernel@lists.infradead.org; Fri, 12 Apr 2024 21:43:10 +0000 Received: by mail.gandi.net (Postfix) with ESMTPSA id 73CB91BF204; Fri, 12 Apr 2024 21:43:00 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=gm1; t=1712958183; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=tMFYGKt8Bu7x5uUg4ZkcdxFN8tZOkh1RWzacUVnLx1k=; b=DUsOkhGfs+S2lL7ghtnZAlYaMa/6YzxDPAfXVDsfCduvFfqDAn1+oFwiLOwhRa+G0iYJ4R FBqhmwxd0i05VS21hI6J2WpEuWVxQbIjR8/p1nM2pUZJXmlaiTvZV1FpHt+TJFcOlgZ85d p+e+CPOWYZoisQg0bgLRMjPVwJMKp2DCmOBAcZnyOKU8nJD21FwHCKIR8H/UA1wE02SBMu pyRpXCEhR9h22YYQLOnXy4UWMoKl4SR3P970yt2wpWhaw4649CAhRRFPdjOhlL2fZeK7mL ylZGNopM3wEuBSQN9J2L+B0PA3csLYO/8sf+MrZ/6qMaHtGRBv8ZM3/OWZo4vA== Date: Fri, 12 Apr 2024 23:43:00 +0200 From: Alexandre Belloni To: Krzysztof Kozlowski Cc: Javier Carrasco , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jiaxun Yang , Vladimir Zapolskiy , Joel Stanley , Andrew Jeffery , Maxime Coquelin , Alexandre Torgue , linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-aspeed@lists.ozlabs.org, linux-stm32@st-md-mailman.stormreply.com Subject: Re: [PATCH v2 2/4] dt-bindings: rtc: lpc32xx-rtc: convert to dtschema Message-ID: <20240412214300a31799c2@mail.local> References: <20240410-rtc_dtschema-v2-0-d32a11ab0745@gmail.com> <20240410-rtc_dtschema-v2-2-d32a11ab0745@gmail.com> <202404102043571b7450b5@mail.local> <130d47d8-3294-44be-9a8c-8474d342cb12@linaro.org> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <130d47d8-3294-44be-9a8c-8474d342cb12@linaro.org> X-GND-Sasl: alexandre.belloni@bootlin.com X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240412_144308_638730_5453AC29 X-CRM114-Status: GOOD ( 24.96 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org T24gMTEvMDQvMjAyNCAwODoxNzo1NSswMjAwLCBLcnp5c3p0b2YgS296bG93c2tpIHdyb3RlOgo+ IE9uIDEwLzA0LzIwMjQgMjI6NDMsIEFsZXhhbmRyZSBCZWxsb25pIHdyb3RlOgo+ID4gT24gMTAv MDQvMjAyNCAxNzo1NTozNCswMjAwLCBKYXZpZXIgQ2FycmFzY28gd3JvdGU6Cj4gPj4gQ29udmVy dCBleGlzdGluZyBiaW5kaW5nIHRvIGR0c2NoZW1hIHRvIHN1cHBvcnQgdmFsaWRhdGlvbi4KPiA+ Pgo+ID4+IEFkZCB0aGUgdW5kb2N1bWVudGVkICdjbG9ja3MnIHByb3BlcnR5Lgo+ID4+Cj4gPj4g U2lnbmVkLW9mZi1ieTogSmF2aWVyIENhcnJhc2NvIDxqYXZpZXIuY2FycmFzY28uY3J1ekBnbWFp bC5jb20+Cj4gPj4gLS0tCj4gPj4gIC4uLi9kZXZpY2V0cmVlL2JpbmRpbmdzL3J0Yy9scGMzMnh4 LXJ0Yy50eHQgICAgICAgIHwgMTUgLS0tLS0tLS0KPiA+PiAgLi4uL2RldmljZXRyZWUvYmluZGlu Z3MvcnRjL254cCxscGMzMnh4LXJ0Yy55YW1sICAgfCA0MSArKysrKysrKysrKysrKysrKysrKysr Cj4gPj4gIDIgZmlsZXMgY2hhbmdlZCwgNDEgaW5zZXJ0aW9ucygrKSwgMTUgZGVsZXRpb25zKC0p Cj4gPj4KPiA+PiBkaWZmIC0tZ2l0IGEvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdz L3J0Yy9scGMzMnh4LXJ0Yy50eHQgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3Mv cnRjL2xwYzMyeHgtcnRjLnR4dAo+ID4+IGRlbGV0ZWQgZmlsZSBtb2RlIDEwMDY0NAo+ID4+IGlu ZGV4IGE4N2ExZTliYzA2MC4uMDAwMDAwMDAwMDAwCj4gPj4gLS0tIGEvRG9jdW1lbnRhdGlvbi9k ZXZpY2V0cmVlL2JpbmRpbmdzL3J0Yy9scGMzMnh4LXJ0Yy50eHQKPiA+PiArKysgL2Rldi9udWxs Cj4gPj4gQEAgLTEsMTUgKzAsMCBAQAo+ID4+IC0qIE5YUCBMUEMzMnh4IFNvQyBSZWFsIFRpbWUg Q2xvY2sgY29udHJvbGxlcgo+ID4+IC0KPiA+PiAtUmVxdWlyZWQgcHJvcGVydGllczoKPiA+PiAt LSBjb21wYXRpYmxlOiBtdXN0IGJlICJueHAsbHBjMzIyMC1ydGMiCj4gPj4gLS0gcmVnOiBwaHlz aWNhbCBiYXNlIGFkZHJlc3Mgb2YgdGhlIGNvbnRyb2xsZXIgYW5kIGxlbmd0aCBvZiBtZW1vcnkg bWFwcGVkCj4gPj4gLSAgcmVnaW9uLgo+ID4+IC0tIGludGVycnVwdHM6IFRoZSBSVEMgaW50ZXJy dXB0Cj4gPj4gLQo+ID4+IC1FeGFtcGxlOgo+ID4+IC0KPiA+PiAtCXJ0Y0A0MDAyNDAwMCB7Cj4g Pj4gLQkJY29tcGF0aWJsZSA9ICJueHAsbHBjMzIyMC1ydGMiOwo+ID4+IC0JCXJlZyA9IDwweDQw MDI0MDAwIDB4MTAwMD47Cj4gPj4gLQkJaW50ZXJydXB0cyA9IDw1MiAwPjsKPiA+PiAtCX07Cj4g Pj4gZGlmZiAtLWdpdCBhL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9ydGMvbnhw LGxwYzMyeHgtcnRjLnlhbWwgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvcnRj L254cCxscGMzMnh4LXJ0Yy55YW1sCj4gPj4gbmV3IGZpbGUgbW9kZSAxMDA2NDQKPiA+PiBpbmRl eCAwMDAwMDAwMDAwMDAuLjYyZGRlZWY5NjFlOQo+ID4+IC0tLSAvZGV2L251bGwKPiA+PiArKysg Yi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvcnRjL254cCxscGMzMnh4LXJ0Yy55 YW1sCj4gPj4gQEAgLTAsMCArMSw0MSBAQAo+ID4+ICsjIFNQRFgtTGljZW5zZS1JZGVudGlmaWVy OiAoR1BMLTIuMC1vbmx5IE9SIEJTRC0yLUNsYXVzZSkKPiA+PiArJVlBTUwgMS4yCj4gPj4gKy0t LQo+ID4+ICskaWQ6IGh0dHA6Ly9kZXZpY2V0cmVlLm9yZy9zY2hlbWFzL3J0Yy9ueHAsbHBjMzJ4 eC1ydGMueWFtbCMKPiA+PiArJHNjaGVtYTogaHR0cDovL2RldmljZXRyZWUub3JnL21ldGEtc2No ZW1hcy9jb3JlLnlhbWwjCj4gPj4gKwo+ID4+ICt0aXRsZTogTlhQIExQQzMyeHggU29DIFJlYWwg VGltZSBDbG9jawo+ID4+ICsKPiA+PiArbWFpbnRhaW5lcnM6Cj4gPj4gKyAgLSBKYXZpZXIgQ2Fy cmFzY28gPGphdmllci5jYXJyYXNjby5jcnV6QGdtYWlsLmNvbT4KPiA+PiArCj4gPj4gK2FsbE9m Ogo+ID4+ICsgIC0gJHJlZjogcnRjLnlhbWwjCj4gPj4gKwo+ID4+ICtwcm9wZXJ0aWVzOgo+ID4+ ICsgIGNvbXBhdGlibGU6Cj4gPj4gKyAgICBjb25zdDogbnhwLGxwYzMyMjAtcnRjCj4gPj4gKwo+ ID4+ICsgIHJlZzoKPiA+PiArICAgIG1heEl0ZW1zOiAxCj4gPj4gKwo+ID4+ICsgIGludGVycnVw dHM6Cj4gPj4gKyAgICBtYXhJdGVtczogMQo+ID4+ICsKPiA+PiArICBjbG9ja3M6Cj4gPj4gKyAg ICBtYXhJdGVtczogMQo+ID4gCj4gPiBBcyBJIGV4cGxhaW5lZCB0aGUgY2xvY2sgZG9lc24ndCBy ZWFsbHkgZXhpc3QsIHRoZXJlIGlzIG5vIGNvbnRyb2wgb3Zlcgo+ID4gaXQsIGl0IGlzIGEgZml4 ZWQgMzI3NjggSHogY3J5c3RhbCwgdGhlcmUgaXMgbm8gcG9pbnQgaW4gZGVzY3JpYmluZyBpdAo+ ID4gYXMgdGhpcyBpcyBhbHJlYWR5IHRoZSBpbnB1dCBjbG9jayBvZiB0aGUgU29DLgo+IAo+IFRo YXQncyBjb21tb24gZm9yIG1hbnkgU29DcyBidXQgaXQgaXMgc3RpbGwgKGF0IGxlYXN0IGZvciB0 aGVtKSBpbnB1dCB0bwo+IHRoZSBSVEMuIE9uIHNvbWUgU29DIGJvYXJkcyAzMiBrSHogaXMgY29u dHJvbGxhYmxlLgo+IAoKVGhlcmUgaXMgbiB3YXkgdGhpcyBjYW4gYmUgY29udHJvbGxlZCBhdCB0 aGUgYm9hcmQgbGV2ZWwgYXMgdGhlIHNvYwptYW5kYXRlcyBhIGNyeXN0YWwuIFRoZXJlIGlzIGEg Y29udHJvbCBmb3IgdGhlIG9zY2lsbGF0b3IgYnV0IGl0IGlzIG5vdApmdW5jdGlvbmFsLiBUaGlz IHdvdWxkIGJlIGJpdCA1IG9mIFJUQ19DVFJMIHdoaWNoIGlzIGRvY3VtZW50ZWQgYXMgc3VjaDoK CiI1IE5vdCB1c2VkLiBXcml0ZSBpcyBkb27igJl0IGNhcmUsIFJlYWQgcmV0dXJucyByYW5kb20g dmFsdWUuIgoKRXZlbiBzbywgdGhlIGNsb2NrIHdvdWxkbid0IGJlIGFuIGlucHV0IHRvIHRoZSBS VEMgYnV0IGl0IGlzIHByb3ZpZGVkIGJ5CnRoZSBSVEMuCgpJIGd1ZXNzIGJlY2F1c2UgaXQgd2Fz IGVhc2VyIHRvIGQgc28sIHRoZSBjbG9jayBpcyBkZWZpbmVkIGluIHRoZSBjbG9jawpjb250cm9s bGVyIGRyaXZlcjoKaHR0cHM6Ly9lbGl4aXIuYm9vdGxpbi5jb20vbGludXgvbGF0ZXN0L3NvdXJj ZS9kcml2ZXJzL2Nsay9ueHAvY2xrLWxwYzMyeHguYyNMMTIyMgoKYnV0LCBmcm9tIGFuIEhXIHBv aW50IG9mIHZpZXcsIHRoaXMgaXMgbm90IGNvcnJlY3QuCgoKLS0gCkFsZXhhbmRyZSBCZWxsb25p LCBjby1vd25lciBhbmQgQ09PLCBCb290bGluCkVtYmVkZGVkIExpbnV4IGFuZCBLZXJuZWwgZW5n aW5lZXJpbmcKaHR0cHM6Ly9ib290bGluLmNvbQoKX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX18KbGludXgtYXJtLWtlcm5lbCBtYWlsaW5nIGxpc3QKbGludXgt YXJtLWtlcm5lbEBsaXN0cy5pbmZyYWRlYWQub3JnCmh0dHA6Ly9saXN0cy5pbmZyYWRlYWQub3Jn L21haWxtYW4vbGlzdGluZm8vbGludXgtYXJtLWtlcm5lbAo=