From: kernel test robot <lkp@intel.com>
To: daire.mcnamara@microchip.com
Cc: llvm@lists.linux.dev, oe-kbuild-all@lists.linux.dev
Subject: Re: [PATCH v4 2/3] PCI: microchip: Fix inbound address translation tables
Date: Wed, 26 Jun 2024 05:56:43 +0800 [thread overview]
Message-ID: <202406260553.oh9Ai6yy-lkp@intel.com> (raw)
In-Reply-To: <20240621112915.3434402-3-daire.mcnamara@microchip.com>
Hi,
kernel test robot noticed the following build errors:
[auto build test ERROR on a38297e3fb012ddfa7ce0321a7e5a8daeb1872b6]
url: https://github.com/intel-lab-lkp/linux/commits/daire-mcnamara-microchip-com/PCI-microchip-Fix-outbound-address-translation-tables/20240625-161731
base: a38297e3fb012ddfa7ce0321a7e5a8daeb1872b6
patch link: https://lore.kernel.org/r/20240621112915.3434402-3-daire.mcnamara%40microchip.com
patch subject: [PATCH v4 2/3] PCI: microchip: Fix inbound address translation tables
config: i386-buildonly-randconfig-001-20240626 (https://download.01.org/0day-ci/archive/20240626/202406260553.oh9Ai6yy-lkp@intel.com/config)
compiler: clang version 18.1.5 (https://github.com/llvm/llvm-project 617a15a9eac96088ae5e9134248d8236e34b91b1)
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20240626/202406260553.oh9Ai6yy-lkp@intel.com/reproduce)
If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@intel.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202406260553.oh9Ai6yy-lkp@intel.com/
All errors (new ones prefixed by >>):
drivers/pci/controller/pcie-microchip-host.c:1000:39: warning: implicit conversion from 'unsigned long long' to 'size_t' (aka 'unsigned int') changes value from 4294967296 to 0 [-Wconstant-conversion]
1000 | mc_pcie_setup_inbound_atr(0, 0, 0, SZ_4G);
| ~~~~~~~~~~~~~~~~~~~~~~~~~ ^~~~~
include/linux/sizes.h:46:18: note: expanded from macro 'SZ_4G'
46 | #define SZ_4G _AC(0x100000000, ULL)
| ^~~~~~~~~~~~~~~~~~~~~
include/uapi/linux/const.h:21:18: note: expanded from macro '_AC'
21 | #define _AC(X,Y) __AC(X,Y)
| ^~~~~~~~~
include/uapi/linux/const.h:20:20: note: expanded from macro '__AC'
20 | #define __AC(X,Y) (X##Y)
| ^~~~
<scratch space>:27:1: note: expanded from here
27 | 0x100000000ULL
| ^~~~~~~~~~~~~~
>> drivers/pci/controller/pcie-microchip-host.c:949:9: error: call to '__compiletime_assert_227' declared with 'error' attribute: FIELD_PREP: value too large for the field
949 | val |= FIELD_PREP(ATR_SIZE_MASK, atr_sz);
| ^
include/linux/bitfield.h:115:3: note: expanded from macro 'FIELD_PREP'
115 | __BF_FIELD_CHECK(_mask, 0ULL, _val, "FIELD_PREP: "); \
| ^
include/linux/bitfield.h:68:3: note: expanded from macro '__BF_FIELD_CHECK'
68 | BUILD_BUG_ON_MSG(__builtin_constant_p(_val) ? \
| ^
include/linux/build_bug.h:39:37: note: expanded from macro 'BUILD_BUG_ON_MSG'
39 | #define BUILD_BUG_ON_MSG(cond, msg) compiletime_assert(!(cond), msg)
| ^
note: (skipping 1 expansions in backtrace; use -fmacro-backtrace-limit=0 to see all)
include/linux/compiler_types.h:448:2: note: expanded from macro '_compiletime_assert'
448 | __compiletime_assert(condition, msg, prefix, suffix)
| ^
include/linux/compiler_types.h:441:4: note: expanded from macro '__compiletime_assert'
441 | prefix ## suffix(); \
| ^
<scratch space>:3:1: note: expanded from here
3 | __compiletime_assert_227
| ^
1 warning and 1 error generated.
vim +949 drivers/pci/controller/pcie-microchip-host.c
937
938 static void mc_pcie_setup_inbound_atr(int window_index, u64 axi_addr, u64 pcie_addr, size_t size)
939 {
940 void __iomem *bridge_base_addr = port->axi_base_addr + MC_PCIE_BRIDGE_ADDR;
941 u32 table_offset = window_index * ATR_ENTRY_SIZE;
942 void __iomem *table_addr = bridge_base_addr + table_offset;
943 u32 atr_sz;
944 u32 val;
945
946 atr_sz = ilog2(size) - 1;
947
948 val = ALIGN_DOWN(lower_32_bits(pcie_addr), SZ_4K);
> 949 val |= FIELD_PREP(ATR_SIZE_MASK, atr_sz);
950 val |= FIELD_PREP(ATR_IMPL_ENABLE_MASK, 1);
951
952 writel(val, table_addr + ATR0_PCIE_WIN0_SRCADDR_PARAM);
953
954 writel(upper_32_bits(pcie_addr), table_addr + ATR0_PCIE_WIN0_SRC_ADDR);
955
956 writel(lower_32_bits(axi_addr), table_addr + ATR0_PCIE_WIN0_TRSL_ADDR_LSB);
957 writel(upper_32_bits(axi_addr), table_addr + ATR0_PCIE_WIN0_TRSL_ADDR_UDW);
958
959 writel(TRSL_ID_AXI4_MASTER_0, table_addr + ATR0_PCIE_WIN0_TRSL_PARAM);
960 }
961
--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki
next prev parent reply other threads:[~2024-06-25 21:57 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-06-21 11:29 [PATCH v4 0/3] Fix address translations on MPFS PCIe controller daire.mcnamara
2024-06-21 11:29 ` daire.mcnamara
2024-06-21 11:29 ` [PATCH v4 1/3] PCI: microchip: Fix outbound address translation tables daire.mcnamara
2024-06-21 11:29 ` daire.mcnamara
2024-06-23 17:02 ` Ilpo Järvinen
2024-06-23 17:02 ` Ilpo Järvinen
2024-06-21 11:29 ` [PATCH v4 2/3] PCI: microchip: Fix inbound " daire.mcnamara
2024-06-21 11:29 ` daire.mcnamara
2024-06-23 17:19 ` Ilpo Järvinen
2024-06-23 17:19 ` Ilpo Järvinen
2024-06-25 21:56 ` kernel test robot [this message]
2024-06-26 0:19 ` kernel test robot
2024-06-26 21:45 ` kernel test robot
2024-06-21 11:29 ` [PATCH v4 3/3] dt-bindings: PCI: microchip,pcie-host: allow dma-noncoherent daire.mcnamara
2024-06-21 11:29 ` daire.mcnamara
2024-06-24 19:38 ` Rob Herring (Arm)
2024-06-24 19:38 ` Rob Herring (Arm)
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=202406260553.oh9Ai6yy-lkp@intel.com \
--to=lkp@intel.com \
--cc=daire.mcnamara@microchip.com \
--cc=llvm@lists.linux.dev \
--cc=oe-kbuild-all@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.