All of lore.kernel.org
 help / color / mirror / Atom feed
From: frank.chang@sifive.com
To: qemu-devel@nongnu.org, qemu-riscv@nongnu.org
Cc: Palmer Dabbelt <palmer@dabbelt.com>,
	Alistair Francis <alistair.francis@wdc.com>,
	Bin Meng <bmeng.cn@gmail.com>, Weiwei Li <liwei1518@gmail.com>,
	Daniel Henrique Barboza <dbarboza@ventanamicro.com>,
	Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,
	Tommy Wu <tommy.wu@sifive.com>,
	Frank Chang <frank.chang@sifive.com>
Subject: [PATCH v10 1/7] target/riscv: Add 'ext_smrnmi' in the RISCVCPUConfig
Date: Tue, 17 Dec 2024 14:24:34 +0800	[thread overview]
Message-ID: <20241217062440.884261-2-frank.chang@sifive.com> (raw)
In-Reply-To: <20241217062440.884261-1-frank.chang@sifive.com>

From: Tommy Wu <tommy.wu@sifive.com>

The boolean variable 'ext_smrnmi' is used to determine whether the
Smrnmi extension exists.

Signed-off-by: Frank Chang <frank.chang@sifive.com>
Signed-off-by: Tommy Wu <tommy.wu@sifive.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
---
 target/riscv/cpu_cfg.h | 1 +
 1 file changed, 1 insertion(+)

diff --git a/target/riscv/cpu_cfg.h b/target/riscv/cpu_cfg.h
index fe0c4173d2..28b43932db 100644
--- a/target/riscv/cpu_cfg.h
+++ b/target/riscv/cpu_cfg.h
@@ -129,6 +129,7 @@ struct RISCVCPUConfig {
     bool ext_ssaia;
     bool ext_sscofpmf;
     bool ext_smepmp;
+    bool ext_smrnmi;
     bool rvv_ta_all_1s;
     bool rvv_ma_all_1s;
     bool rvv_vl_half_avl;
-- 
2.34.1



  reply	other threads:[~2024-12-17  6:27 UTC|newest]

Thread overview: 14+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-12-17  6:24 [PATCH v10 0/7] Add Smrnmi support frank.chang
2024-12-17  6:24 ` frank.chang [this message]
2024-12-17  6:24 ` [PATCH v10 2/7] target/riscv: Add Smrnmi CSRs frank.chang
2024-12-17  6:24 ` [PATCH v10 3/7] target/riscv: Handle Smrnmi interrupt and exception frank.chang
2024-12-26 12:42   ` Daniel Henrique Barboza
2024-12-31  3:11     ` Frank Chang
2024-12-31  9:19       ` Daniel Henrique Barboza
2024-12-17  6:24 ` [PATCH v10 4/7] target/riscv: Add Smrnmi mnret instruction frank.chang
2024-12-26 12:47   ` Daniel Henrique Barboza
2024-12-17  6:24 ` [PATCH v10 5/7] target/riscv: Add Smrnmi cpu extension frank.chang
2024-12-26 12:51   ` Daniel Henrique Barboza
2024-12-17  6:24 ` [PATCH v10 6/7] target/riscv: Add Zicfilp support for Smrnmi frank.chang
2024-12-26 12:53   ` Daniel Henrique Barboza
2024-12-17  6:24 ` [PATCH v10 7/7] target/riscv: Disable Smrnmi for the 'max' type CPU frank.chang

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20241217062440.884261-2-frank.chang@sifive.com \
    --to=frank.chang@sifive.com \
    --cc=alistair.francis@wdc.com \
    --cc=bmeng.cn@gmail.com \
    --cc=dbarboza@ventanamicro.com \
    --cc=liwei1518@gmail.com \
    --cc=palmer@dabbelt.com \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-riscv@nongnu.org \
    --cc=tommy.wu@sifive.com \
    --cc=zhiwei_liu@linux.alibaba.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.