From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 27280C0218D for ; Wed, 29 Jan 2025 13:17:50 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-Id:Date:Subject:Cc :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=nMP4R0OjJGZLKcSOw1SmMyfV74/6/kU9/75HENjV1Ns=; b=cnhMhTpyRj8K0v jlxd50zyVtn1iyGu6M/MzraLUjzGaAp0cgspopXjhuEjiBlDIwf4jGxOoG5tpn+BlAksAPi+4HLbu G/HOPv8rY6cFURRvmjvHus9DfMdsqKbcfwii9TBilTwBOHggISCQ9wINju0Yb5lFL3Ka5Jd/Qo43B C+rJ5ntIO+O4pAyOVyqXi8b9SZMDbmub7AdHaNwl1+hPJr5OLgQrph2oQOd2PMGCj+t9pgAN8ZFSG FSmqSYjzoaLMBvPJGCYUl3BLtNS5ZAbyXQt9pOPcqrP79ggmaLvDYsnjmFMrS7KrTJGg6kF9kSego UlUQ5ys1vS4onYeBzeVw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1td7wr-00000006zsO-1URw; Wed, 29 Jan 2025 13:17:41 +0000 Received: from mail-ed1-x532.google.com ([2a00:1450:4864:20::532]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1td7wK-00000006zld-0pXB for linux-riscv@lists.infradead.org; Wed, 29 Jan 2025 13:17:09 +0000 Received: by mail-ed1-x532.google.com with SMTP id 4fb4d7f45d1cf-5dc0522475eso13242288a12.1 for ; Wed, 29 Jan 2025 05:17:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1738156626; x=1738761426; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=FrzHi7EcBna9oszkhdrvxCzw/It0oCRqn6cqPoPKlzA=; b=Zw7hZ4HJDWwDallDDvsCmkt1/5sdQcDh0liJLjFs6S9RjShwTDQ/HsuQg5aP9lHmnE xf7Aapun4YasuW5rf5TnsC2/yTk/3kO6NGuFqcumDOASpp8AQk1DnAXraLRzQcKqDn6z OSK0vFFG6jHeZkpklZcYv8kvjt+svhwMtaWJhJXuHFN1idAbRJFjbVaCpYQgv6uAbakj mW7kg25yPxd6Rm4wiGodGkXOhDB5SlX44x0r1xXMqrDzdGgSx34c24y77Tw6hV1aPfXJ B2Jr/5WUqCKIkZFdNbhDK+g5wj6Ey0Q+VwKECeT9KTSXajJZz83ndvt6pYor+MFkSvUn E+tA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1738156626; x=1738761426; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=FrzHi7EcBna9oszkhdrvxCzw/It0oCRqn6cqPoPKlzA=; b=c9MNZkWhf/2TquWpUTDHTrRbYYYAngC22QJa4KmbCVbMd8ZT8lyynwump671UHmThv rGtKQ3v4VEm1m3Ci0z7tGCsUcNBMKrccWlMVDz+vg8e+t6C8SMpcQd5iW09mAyC2oEw/ aoQKkBdSF5lhTwdQwvKsRg0cgPxTg1DI3RTX6X6ngPSC8BHMbtmqicXWZyJc6sj8NvWD k8qsNfyacalttUfgkADNlDkUriUqEoop5JmvUALa1dEmM/Ik5csGzBZItFsCScv/TluW mbXUT3UOsuSlURqwYSj6e0aNZjPYgeh1MKTb2WKG4sQYGBdhJj89dH4gM4tHM3D8Di1N FF6w== X-Gm-Message-State: AOJu0YwQbsdEwG83GkW0JK70b8VUJHRUYZPlvVJR/ht/P+FmQKu/rG6P 2UC92DXqTpqHH9Iwb8eWqBomfX7/9jh+RbDcjFK4f0LTRL5IoOoPOE2DipIr X-Gm-Gg: ASbGncvpN2867jHBfnnletvctc5erpuneqppy0NxZOZ4By9qgWtCR+qOaU+6hSdCG0l QTOFLnmtVyShJsEPe78dEp9Ppp8Keb/sp5mK8o3Jcc0gU2eCxQ9mrZPPY5yKVjE29RxnG7vrYfO LEhN/G0ac1FxlZe1ssBos/ZDuv+5tNuthWyHp84bIrOjZmDi/MpXdgPvaMzG62xhvTMk1ZGMkTt UfefIvubWxkkrR4yiyLA62j0O10uBTnklOEilHoo5MVIhy5S0VnV8ME+ZdlUs2R8mZWv3aCfwRu W0r8gLnI5WistuSs/q9CO/37 X-Google-Smtp-Source: AGHT+IE/JeaMlECCj6vgX8ISzQ+c9qstL/zmPISYVXw2GilRdHKOw9QquXTAzMnJOGnCk7G48Lpbhg== X-Received: by 2002:a17:907:9711:b0:ab3:47c8:d3c6 with SMTP id a640c23a62f3a-ab6cfcca024mr261771966b.11.1738156625302; Wed, 29 Jan 2025 05:17:05 -0800 (PST) Received: from localhost.localdomain ([79.175.114.8]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ab675e6299dsm956189466b.47.2025.01.29.05.17.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 29 Jan 2025 05:17:04 -0800 (PST) From: Aleksandar Rikalo To: linux-riscv@lists.infradead.org Cc: Paul Walmsley , Palmer Dabbelt , Albert Ou , Andrew Jones , =?UTF-8?q?Christoph=20M=C3=BCllner?= , Aleksandar Rikalo , linux-kernel@vger.kernel.org, Djordje Todorovic Subject: [PATCH v3] riscv: Fix the PAUSE Opcode for MIPS P8700. Date: Wed, 29 Jan 2025 14:17:03 +0100 Message-Id: <20250129131703.733098-1-arikalo@gmail.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250129_051708_249443_C08838F6 X-CRM114-Status: GOOD ( 25.40 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org RnJvbTogRGpvcmRqZSBUb2Rvcm92aWMgPGRqb3JkamUudG9kb3JvdmljQGh0ZWNncm91cC5jb20+ CgpUaGUgcmlzY3YgTUlQUyBQODcwMCB1c2VzIGEgZGlmZmVyZW50IG9wY29kZSBmb3IgUEFVU0Uu Ckl0IGlzIGEg4oCYaGludOKAmSBlbmNvZGluZyBvZiB0aGUgU0xMSSBpbnN0cnVjdGlvbiwgd2l0 aCByZD0wLCByczE9MCBhbmQKaW1tPTUuIEl0IHdpbGwgYmVoYXZlIGFzIGEgTk9QIGluc3RydWN0 aW9uIGlmIG5vIGFkZGl0aW9uYWwgYmVoYXZpb3IKYmV5b25kIHRoYXQgb2YgU0xMSSBpcyBpbXBs ZW1lbnRlZC4KCkFkZCBFUlJBVEFfTUlQUyBhbmQgRVJSQVRBX01JUFNfUDg3MDBfUEFVU0VfT1BD T0RFIGNvbmZpZ3MuCkhhbmRsZSBlcnJhdGEgZm9yIE1JUFMgQ1BVcy4KClNpZ25lZC1vZmYtYnk6 IERqb3JkamUgVG9kb3JvdmljIDxkam9yZGplLnRvZG9yb3ZpY0BodGVjZ3JvdXAuY29tPgpTaWdu ZWQtb2ZmLWJ5OiBBbGVrc2FuZGFyIFJpa2FsbyA8YXJpa2Fsb0BnbWFpbC5jb20+ClNpZ25lZC1v ZmYtYnk6IFJhaiBWaXNod2FuYXRoYW40IDxydmlzaHdhbmF0aGFuQG1pcHMuY29tPgotLS0KIGFy Y2gvcmlzY3YvS2NvbmZpZy5lcnJhdGEgICAgICAgICAgICAgICAgICAgICB8IDIzICsrKysrKysr KysrCiBhcmNoL3Jpc2N2L2VycmF0YS9NYWtlZmlsZSAgICAgICAgICAgICAgICAgICAgfCAgMSAr CiBhcmNoL3Jpc2N2L2VycmF0YS9taXBzL01ha2VmaWxlICAgICAgICAgICAgICAgfCAgNSArKysK IGFyY2gvcmlzY3YvZXJyYXRhL21pcHMvZXJyYXRhLmMgICAgICAgICAgICAgICB8IDQxICsrKysr KysrKysrKysrKysrKysKIGFyY2gvcmlzY3YvaW5jbHVkZS9hc20vYWx0ZXJuYXRpdmUuaCAgICAg ICAgICB8ICAzICsrCiBhcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL2NtcHhjaGcuaCAgICAgICAgICAg ICAgfCAgMyArLQogYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS9lcnJhdGFfbGlzdC5oICAgICAgICAg IHwgMjAgKysrKysrKystCiBhcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL3Zkc28vcHJvY2Vzc29yLmgg ICAgICAgfCAgNCArLQogYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS92ZW5kb3JpZF9saXN0LmggICAg ICAgIHwgIDEgKwogYXJjaC9yaXNjdi9rZXJuZWwvYWx0ZXJuYXRpdmUuYyAgICAgICAgICAgICAg IHwgIDUgKysrCiBhcmNoL3Jpc2N2L2tlcm5lbC9lbnRyeS5TICAgICAgICAgICAgICAgICAgICAg fCAgMiArCiBhcmNoL3Jpc2N2L21tL2luaXQuYyAgICAgICAgICAgICAgICAgICAgICAgICAgfCAg MSArCiB0b29scy9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL3Zkc28vcHJvY2Vzc29yLmggfCAgNSAr Ky0KIDEzIGZpbGVzIGNoYW5nZWQsIDExMCBpbnNlcnRpb25zKCspLCA0IGRlbGV0aW9ucygtKQog Y3JlYXRlIG1vZGUgMTAwNjQ0IGFyY2gvcmlzY3YvZXJyYXRhL21pcHMvTWFrZWZpbGUKIGNyZWF0 ZSBtb2RlIDEwMDY0NCBhcmNoL3Jpc2N2L2VycmF0YS9taXBzL2VycmF0YS5jCgpkaWZmIC0tZ2l0 IGEvYXJjaC9yaXNjdi9LY29uZmlnLmVycmF0YSBiL2FyY2gvcmlzY3YvS2NvbmZpZy5lcnJhdGEK aW5kZXggMmFjYzdkODc2ZTFmLi4xNTg5NTI4ZmRjMzAgMTAwNjQ0Ci0tLSBhL2FyY2gvcmlzY3Yv S2NvbmZpZy5lcnJhdGEKKysrIGIvYXJjaC9yaXNjdi9LY29uZmlnLmVycmF0YQpAQCAtMjEsNiAr MjEsMjkgQEAgY29uZmlnIEVSUkFUQV9BTkRFU19DTU8KIAogCSAgSWYgeW91IGRvbid0IGtub3cg d2hhdCB0byBkbyBoZXJlLCBzYXkgIlkiLgogCitjb25maWcgRVJSQVRBX01JUFMKKwlib29sICJN SVBTIGVycmF0YSIKKwlkZXBlbmRzIG9uIFJJU0NWX0FMVEVSTkFUSVZFCisJaGVscAorCSAgQWxs IE1JUFMgZXJyYXRhIEtjb25maWcgZGVwZW5kIG9uIHRoaXMgS2NvbmZpZy4gRGlzYWJsaW5nCisJ ICB0aGlzIEtjb25maWcgd2lsbCBkaXNhYmxlIGFsbCBNSVBTIGVycmF0YS4gUGxlYXNlIHNheSAi WSIKKwkgIGhlcmUgaWYgeW91ciBwbGF0Zm9ybSB1c2VzIE1JUFMgQ1BVIGNvcmVzLgorCisJICBP dGhlcndpc2UsIHBsZWFzZSBzYXkgIk4iIGhlcmUgdG8gYXZvaWQgdW5uZWNlc3Nhcnkgb3Zlcmhl YWQuCisKK2NvbmZpZyBFUlJBVEFfTUlQU19QODcwMF9QQVVTRV9PUENPREUKKwlib29sICJGaXgg dGhlIFBBVVNFIE9wY29kZSBmb3IgTUlQUyBQODcwMCIKKwlkZXBlbmRzIG9uIEVSUkFUQV9NSVBT ICYmIDY0QklUCisJZGVmYXVsdCBuCisJaGVscAorCSAgIFRoZSBSSVNDViBNSVBTIFA4NzAwIHVz ZXMgYSBkaWZmZXJlbnQgb3Bjb2RlIGZvciBQQVVTRS4KKwkgICBJdCBpcyBhICdoaW50JyBlbmNv ZGluZyBvZiB0aGUgU0xMSSBpbnN0cnVjdGlvbiwKKwkgICB3aXRoIHJkPTAsIHJzMT0wIGFuZCBp bW09NS4gSXQgd2lsbCBiZWhhdmUgYXMgYSBOT1AKKwkgICBpbnN0cnVjdGlvbiBpZiBubyBhZGRp dGlvbmFsIGJlaGF2aW9yIGJleW9uZCB0aGF0IG9mCisJICAgU0xMSSBpcyBpbXBsZW1lbnRlZC4K KworCSAgIElmIHlvdSBhcmUgbm90IHVzaW5nIHRoZSBQODcwMCBwcm9jZXNzb3IsIHNheSBuLgor CiBjb25maWcgRVJSQVRBX1NJRklWRQogCWJvb2wgIlNpRml2ZSBlcnJhdGEiCiAJZGVwZW5kcyBv biBSSVNDVl9BTFRFUk5BVElWRQpkaWZmIC0tZ2l0IGEvYXJjaC9yaXNjdi9lcnJhdGEvTWFrZWZp bGUgYi9hcmNoL3Jpc2N2L2VycmF0YS9NYWtlZmlsZQppbmRleCBmMGRhOWQ3YjM5YzMuLjE1NmNh ZmIzMzhjMSAxMDA2NDQKLS0tIGEvYXJjaC9yaXNjdi9lcnJhdGEvTWFrZWZpbGUKKysrIGIvYXJj aC9yaXNjdi9lcnJhdGEvTWFrZWZpbGUKQEAgLTksNSArOSw2IEBAIGVuZGlmCiBlbmRpZgogCiBv YmotJChDT05GSUdfRVJSQVRBX0FOREVTKSArPSBhbmRlcy8KK29iai0kKENPTkZJR19FUlJBVEFf TUlQUykgKz0gbWlwcy8KIG9iai0kKENPTkZJR19FUlJBVEFfU0lGSVZFKSArPSBzaWZpdmUvCiBv YmotJChDT05GSUdfRVJSQVRBX1RIRUFEKSArPSB0aGVhZC8KZGlmZiAtLWdpdCBhL2FyY2gvcmlz Y3YvZXJyYXRhL21pcHMvTWFrZWZpbGUgYi9hcmNoL3Jpc2N2L2VycmF0YS9taXBzL01ha2VmaWxl Cm5ldyBmaWxlIG1vZGUgMTAwNjQ0CmluZGV4IDAwMDAwMDAwMDAwMC4uNjI3OGMzODliODAxCi0t LSAvZGV2L251bGwKKysrIGIvYXJjaC9yaXNjdi9lcnJhdGEvbWlwcy9NYWtlZmlsZQpAQCAtMCww ICsxLDUgQEAKK2lmZGVmIENPTkZJR19SSVNDVl9BTFRFUk5BVElWRV9FQVJMWQorQ0ZMQUdTX2Vy cmF0YS5vIDo9IC1tY21vZGVsPW1lZGFueQorZW5kaWYKKworb2JqLXkgKz0gZXJyYXRhLm8KZGlm ZiAtLWdpdCBhL2FyY2gvcmlzY3YvZXJyYXRhL21pcHMvZXJyYXRhLmMgYi9hcmNoL3Jpc2N2L2Vy cmF0YS9taXBzL2VycmF0YS5jCm5ldyBmaWxlIG1vZGUgMTAwNjQ0CmluZGV4IDAwMDAwMDAwMDAw MC4uOTk4YmJjYWE1MGQxCi0tLSAvZGV2L251bGwKKysrIGIvYXJjaC9yaXNjdi9lcnJhdGEvbWlw cy9lcnJhdGEuYwpAQCAtMCwwICsxLDQxIEBACisvLyBTUERYLUxpY2Vuc2UtSWRlbnRpZmllcjog R1BMLTIuMC1vbmx5CisvKgorICogQ29weXJpZ2h0IChDKSAyMDI1IE1JUFMuCisgKi8KKworI2lu Y2x1ZGUgPGxpbnV4L21lbW9yeS5oPgorI2luY2x1ZGUgPGxpbnV4L21vZHVsZS5oPgorI2luY2x1 ZGUgPGFzbS90ZXh0LXBhdGNoaW5nLmg+CisjaW5jbHVkZSA8YXNtL2FsdGVybmF0aXZlLmg+Cisj aW5jbHVkZSA8YXNtL2VycmF0YV9saXN0Lmg+CisjaW5jbHVkZSA8YXNtL3ZlbmRvcmlkX2xpc3Qu aD4KKyNpbmNsdWRlIDxhc20vdmVuZG9yX2V4dGVuc2lvbnMuaD4KKwordm9pZCBtaXBzX2VycmF0 YV9wYXRjaF9mdW5jKHN0cnVjdCBhbHRfZW50cnkgKmJlZ2luLAorCQkJCQkgICAgIHN0cnVjdCBh bHRfZW50cnkgKmVuZCwKKwkJCQkJICAgICB1bnNpZ25lZCBsb25nIGFyY2hpZCwKKwkJCQkJICAg ICB1bnNpZ25lZCBsb25nIGltcGlkLAorCQkJCQkgICAgIHVuc2lnbmVkIGludCBzdGFnZSkKK3sK KwlzdHJ1Y3QgYWx0X2VudHJ5ICphbHQ7CisKKwlCVUlMRF9CVUdfT04oRVJSQVRBX01JUFNfTlVN QkVSID49IFJJU0NWX1ZFTkRPUl9FWFRfQUxURVJOQVRJVkVTX0JBU0UpOworCisJaWYgKHN0YWdl ID09IFJJU0NWX0FMVEVSTkFUSVZFU19FQVJMWV9CT09UKQorCQlyZXR1cm47CisKKwlmb3IgKGFs dCA9IGJlZ2luOyBhbHQgPCBlbmQ7IGFsdCsrKSB7CisJCWlmIChhbHQtPnZlbmRvcl9pZCAhPSBN SVBTX1ZFTkRPUl9JRCkKKwkJCWNvbnRpbnVlOworCisJCWlmIChhbHQtPnBhdGNoX2lkID49IEVS UkFUQV9NSVBTX05VTUJFUikgeworCQkJV0FSTigxLCAiTUlQUyBlcnJhdGEgaWQ6JWQgbm90IGlu IGtlcm5lbCBlcnJhdGEgbGlzdFxuIiwKKwkJCSAgICAgYWx0LT5wYXRjaF9pZCk7CisJCQljb250 aW51ZTsKKwkJfQorCisJCW11dGV4X2xvY2soJnRleHRfbXV0ZXgpOworCQlwYXRjaF90ZXh0X25v c3luYyhBTFRfT0xEX1BUUihhbHQpLCBBTFRfQUxUX1BUUihhbHQpLCBhbHQtPmFsdF9sZW4pOwor CQltdXRleF91bmxvY2soJnRleHRfbXV0ZXgpOworCX0KK30KZGlmZiAtLWdpdCBhL2FyY2gvcmlz Y3YvaW5jbHVkZS9hc20vYWx0ZXJuYXRpdmUuaCBiL2FyY2gvcmlzY3YvaW5jbHVkZS9hc20vYWx0 ZXJuYXRpdmUuaAppbmRleCAzYzJiNTliMjUwMTcuLmJjM2FkYTgxOTBhOSAxMDA2NDQKLS0tIGEv YXJjaC9yaXNjdi9pbmNsdWRlL2FzbS9hbHRlcm5hdGl2ZS5oCisrKyBiL2FyY2gvcmlzY3YvaW5j bHVkZS9hc20vYWx0ZXJuYXRpdmUuaApAQCAtNDgsNiArNDgsOSBAQCBzdHJ1Y3QgYWx0X2VudHJ5 IHsKIHZvaWQgYW5kZXNfZXJyYXRhX3BhdGNoX2Z1bmMoc3RydWN0IGFsdF9lbnRyeSAqYmVnaW4s IHN0cnVjdCBhbHRfZW50cnkgKmVuZCwKIAkJCSAgICAgdW5zaWduZWQgbG9uZyBhcmNoaWQsIHVu c2lnbmVkIGxvbmcgaW1waWQsCiAJCQkgICAgIHVuc2lnbmVkIGludCBzdGFnZSk7Cit2b2lkIG1p cHNfZXJyYXRhX3BhdGNoX2Z1bmMoc3RydWN0IGFsdF9lbnRyeSAqYmVnaW4sIHN0cnVjdCBhbHRf ZW50cnkgKmVuZCwKKwkJCSAgICAgIHVuc2lnbmVkIGxvbmcgYXJjaGlkLCB1bnNpZ25lZCBsb25n IGltcGlkLAorCQkJICAgICAgdW5zaWduZWQgaW50IHN0YWdlKTsKIHZvaWQgc2lmaXZlX2VycmF0 YV9wYXRjaF9mdW5jKHN0cnVjdCBhbHRfZW50cnkgKmJlZ2luLCBzdHJ1Y3QgYWx0X2VudHJ5ICpl bmQsCiAJCQkgICAgICB1bnNpZ25lZCBsb25nIGFyY2hpZCwgdW5zaWduZWQgbG9uZyBpbXBpZCwK IAkJCSAgICAgIHVuc2lnbmVkIGludCBzdGFnZSk7CmRpZmYgLS1naXQgYS9hcmNoL3Jpc2N2L2lu Y2x1ZGUvYXNtL2NtcHhjaGcuaCBiL2FyY2gvcmlzY3YvaW5jbHVkZS9hc20vY21weGNoZy5oCmlu ZGV4IDRjYWRjNTYyMjBmZS4uMmY1NzA1ZjQ5ZGNjIDEwMDY0NAotLS0gYS9hcmNoL3Jpc2N2L2lu Y2x1ZGUvYXNtL2NtcHhjaGcuaAorKysgYi9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL2NtcHhjaGcu aApAQCAtMTMsNiArMTMsNyBAQAogI2luY2x1ZGUgPGFzbS9od2NhcC5oPgogI2luY2x1ZGUgPGFz bS9pbnNuLWRlZi5oPgogI2luY2x1ZGUgPGFzbS9jcHVmZWF0dXJlLW1hY3Jvcy5oPgorI2luY2x1 ZGUgPGFzbS9lcnJhdGFfbGlzdC5oPgogCiAjZGVmaW5lIF9fYXJjaF94Y2hnX21hc2tlZChzY19z ZngsIHN3YXBfc2Z4LCBwcmVwZW5kLCBzY19hcHBlbmQsCQlcCiAJCQkgICBzd2FwX2FwcGVuZCwg ciwgcCwgbikJCQkJXApAQCAtNDA0LDcgKzQwNSw3IEBAIHN0YXRpYyBfX2Fsd2F5c19pbmxpbmUg dm9pZCBfX2NtcHdhaXQodm9sYXRpbGUgdm9pZCAqcHRyLAogCXJldHVybjsKIAogbm9femF3cnM6 Ci0JYXNtIHZvbGF0aWxlKFJJU0NWX1BBVVNFIDogOiA6ICJtZW1vcnkiKTsKKwlBTFRfUklTQ1Zf UEFVU0UoKTsKIH0KIAogI2RlZmluZSBfX2NtcHdhaXRfcmVsYXhlZChwdHIsIHZhbCkgXApkaWZm IC0tZ2l0IGEvYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS9lcnJhdGFfbGlzdC5oIGIvYXJjaC9yaXNj di9pbmNsdWRlL2FzbS9lcnJhdGFfbGlzdC5oCmluZGV4IDdjOGE3MWE1MjZhMy4uNjhjNDZjY2I5 YjdjIDEwMDY0NAotLS0gYS9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL2VycmF0YV9saXN0LmgKKysr IGIvYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS9lcnJhdGFfbGlzdC5oCkBAIC01LDcgKzUsNiBAQAog I2lmbmRlZiBBU01fRVJSQVRBX0xJU1RfSAogI2RlZmluZSBBU01fRVJSQVRBX0xJU1RfSAogCi0j aW5jbHVkZSA8YXNtL2FsdGVybmF0aXZlLmg+CiAjaW5jbHVkZSA8YXNtL2Nzci5oPgogI2luY2x1 ZGUgPGFzbS9pbnNuLWRlZi5oPgogI2luY2x1ZGUgPGFzbS9od2NhcC5oPgpAQCAtMjgsNiArMjcs MTEgQEAKICNkZWZpbmUJRVJSQVRBX1RIRUFEX05VTUJFUiAyCiAjZW5kaWYKIAorI2lmZGVmIENP TkZJR19FUlJBVEFfTUlQUworI2RlZmluZSBFUlJBVEFfTUlQU19QODcwMF9QQVVTRV9PUENPREUg MAorI2RlZmluZSBFUlJBVEFfTUlQU19OVU1CRVIgMQorI2VuZGlmCisKICNpZmRlZiBfX0FTU0VN QkxZX18KIAogI2RlZmluZSBBTFRfSU5TTl9GQVVMVCh4KQkJCQkJCVwKQEAgLTU4LDYgKzYyLDIw IEBAIGFzbShBTFRFUk5BVElWRSgic2ZlbmNlLnZtYSAlMCwgJTEiLCAic2ZlbmNlLnZtYSIsIFNJ RklWRV9WRU5ET1JfSUQsCVwKIAkJRVJSQVRBX1NJRklWRV9DSVBfMTIwMCwgQ09ORklHX0VSUkFU QV9TSUZJVkVfQ0lQXzEyMDApCVwKIAkJOiA6ICJyIiAoYWRkciksICJyIiAoYXNpZCkgOiAibWVt b3J5IikKIAorI2lmZGVmIENPTkZJR19FUlJBVEFfTUlQU19QODcwMF9QQVVTRV9PUENPREUKKyNk ZWZpbmUgQUxUX1JJU0NWX1BBVVNFKCkgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgICAgIFwKK2FzbSB2b2xhdGlsZShBTFRFUk5BVElWRSggICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIFwKKyAgICBSSVNDVl9QQVVTRSwgICAgICAg ICAgICAgICAgLyogT3JpZ2luYWwgUklTQ+KAkVYgcGF1c2UgaW5zbiAqLyAgICAgICAgXAorICAg ICIuNGJ5dGUgMHgwMDUwMTAxMyIsICAgICAgICAvKiBSZXBsYWNlbWVudCBmb3IgTUlQUyBQODcw MCAqLyAgICAgICAgXAorICAgIE1JUFNfVkVORE9SX0lELCAgICAgICAgICAgICAvKiBWZW5kb3Ig SUQgdG8gbWF0Y2ggKi8gICAgICAgICAgICAgICAgXAorICAgIEVSUkFUQV9NSVBTX1A4NzAwX1BB VVNFX09QQ09ERSwgLyogcGF0Y2hfaWQgKi8gICAgICAgICAgICAgICAgICAgICAgXAorICAgIENP TkZJR19FUlJBVEFfTUlQU19QODcwMF9QQVVTRV9PUENPREUpICAgICAgICAgICAgICAgICAgICAg ICAgICAgICAgXAorICAgIDogLyogbm8gb3V0cHV0cyAqLyA6IC8qIG5vIGlucHV0cyAqLyA6ICJt ZW1vcnkiKQorI2Vsc2UKKyNkZWZpbmUgQUxUX1JJU0NWX1BBVVNFKCkgXAorICAgIGFzbSB2b2xh dGlsZShSSVNDVl9QQVVTRSA6IDogOiAibWVtb3J5IikKKyNlbmRpZgorCiAvKgogICogX3ZhbCBp cyBtYXJrZWQgYXMgIndpbGwgYmUgb3ZlcndyaXR0ZW4iLCBzbyBuZWVkIHRvIHNldCBpdCB0byAw CiAgKiBpbiB0aGUgZGVmYXVsdCBjYXNlLgpkaWZmIC0tZ2l0IGEvYXJjaC9yaXNjdi9pbmNsdWRl L2FzbS92ZHNvL3Byb2Nlc3Nvci5oIGIvYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS92ZHNvL3Byb2Nl c3Nvci5oCmluZGV4IDhmMzgzZjA1YTI5MC4uOGY3NDk1NTJlY2ZlIDEwMDY0NAotLS0gYS9hcmNo L3Jpc2N2L2luY2x1ZGUvYXNtL3Zkc28vcHJvY2Vzc29yLmgKKysrIGIvYXJjaC9yaXNjdi9pbmNs dWRlL2FzbS92ZHNvL3Byb2Nlc3Nvci5oCkBAIC01LDYgKzUsOCBAQAogI2lmbmRlZiBfX0FTU0VN QkxZX18KIAogI2luY2x1ZGUgPGFzbS9iYXJyaWVyLmg+CisKKyNpbmNsdWRlIDxhc20vZXJyYXRh X2xpc3QuaD4KICNpbmNsdWRlIDxhc20vaW5zbi1kZWYuaD4KIAogc3RhdGljIGlubGluZSB2b2lk IGNwdV9yZWxheCh2b2lkKQpAQCAtMTksNyArMjEsNyBAQCBzdGF0aWMgaW5saW5lIHZvaWQgY3B1 X3JlbGF4KHZvaWQpCiAJICogUmVkdWNlIGluc3RydWN0aW9uIHJldGlyZW1lbnQuCiAJICogVGhp cyBhc3N1bWVzIHRoZSBQQyBjaGFuZ2VzLgogCSAqLwotCV9fYXNtX18gX192b2xhdGlsZV9fIChS SVNDVl9QQVVTRSk7CisJQUxUX1JJU0NWX1BBVVNFKCk7CiAJYmFycmllcigpOwogfQogCmRpZmYg LS1naXQgYS9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL3ZlbmRvcmlkX2xpc3QuaCBiL2FyY2gvcmlz Y3YvaW5jbHVkZS9hc20vdmVuZG9yaWRfbGlzdC5oCmluZGV4IGE1MTUwY2RmMzRkOC4uM2IwOTg3 NGQ3YTZkIDEwMDY0NAotLS0gYS9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL3ZlbmRvcmlkX2xpc3Qu aAorKysgYi9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL3ZlbmRvcmlkX2xpc3QuaApAQCAtOSw1ICs5 LDYgQEAKICNkZWZpbmUgTUlDUk9DSElQX1ZFTkRPUl9JRAkweDAyOQogI2RlZmluZSBTSUZJVkVf VkVORE9SX0lECTB4NDg5CiAjZGVmaW5lIFRIRUFEX1ZFTkRPUl9JRAkJMHg1YjcKKyNkZWZpbmUg TUlQU19WRU5ET1JfSUQJCTB4NzIyCiAKICNlbmRpZgpkaWZmIC0tZ2l0IGEvYXJjaC9yaXNjdi9r ZXJuZWwvYWx0ZXJuYXRpdmUuYyBiL2FyY2gvcmlzY3Yva2VybmVsL2FsdGVybmF0aXZlLmMKaW5k ZXggN2ViM2NiMTIxNWM2Li43NjQyNzA0YzdmMTggMTAwNjQ0Ci0tLSBhL2FyY2gvcmlzY3Yva2Vy bmVsL2FsdGVybmF0aXZlLmMKKysrIGIvYXJjaC9yaXNjdi9rZXJuZWwvYWx0ZXJuYXRpdmUuYwpA QCAtNDcsNiArNDcsMTEgQEAgc3RhdGljIHZvaWQgcmlzY3ZfZmlsbF9jcHVfbWZyX2luZm8oc3Ry dWN0IGNwdV9tYW51ZmFjdHVyZXJfaW5mb190ICpjcHVfbWZyX2luZm8KIAkJY3B1X21mcl9pbmZv LT5wYXRjaF9mdW5jID0gYW5kZXNfZXJyYXRhX3BhdGNoX2Z1bmM7CiAJCWJyZWFrOwogI2VuZGlm CisjaWZkZWYgQ09ORklHX0VSUkFUQV9NSVBTCisJY2FzZSBNSVBTX1ZFTkRPUl9JRDoKKwkJY3B1 X21mcl9pbmZvLT5wYXRjaF9mdW5jID0gbWlwc19lcnJhdGFfcGF0Y2hfZnVuYzsKKwkJYnJlYWs7 CisjZW5kaWYKICNpZmRlZiBDT05GSUdfRVJSQVRBX1NJRklWRQogCWNhc2UgU0lGSVZFX1ZFTkRP Ul9JRDoKIAkJY3B1X21mcl9pbmZvLT5wYXRjaF9mdW5jID0gc2lmaXZlX2VycmF0YV9wYXRjaF9m dW5jOwpkaWZmIC0tZ2l0IGEvYXJjaC9yaXNjdi9rZXJuZWwvZW50cnkuUyBiL2FyY2gvcmlzY3Yv a2VybmVsL2VudHJ5LlMKaW5kZXggMzNhNWE5ZjJhMGQ0Li4yMDA3ZDlkZTdmMjcgMTAwNjQ0Ci0t LSBhL2FyY2gvcmlzY3Yva2VybmVsL2VudHJ5LlMKKysrIGIvYXJjaC9yaXNjdi9rZXJuZWwvZW50 cnkuUwpAQCAtMTUsNiArMTUsOCBAQAogI2luY2x1ZGUgPGFzbS90aHJlYWRfaW5mby5oPgogI2lu Y2x1ZGUgPGFzbS9hc20tb2Zmc2V0cy5oPgogI2luY2x1ZGUgPGFzbS9lcnJhdGFfbGlzdC5oPgor I2luY2x1ZGUgPGFzbS9hbHRlcm5hdGl2ZS5oPgorCiAjaW5jbHVkZSA8bGludXgvc2l6ZXMuaD4K IAogCS5zZWN0aW9uIC5pcnFlbnRyeS50ZXh0LCAiYXgiCmRpZmYgLS1naXQgYS9hcmNoL3Jpc2N2 L21tL2luaXQuYyBiL2FyY2gvcmlzY3YvbW0vaW5pdC5jCmluZGV4IDcyMjE3OGFlMzQ4OC4uZWU4 YTJjNWI0MGY4IDEwMDY0NAotLS0gYS9hcmNoL3Jpc2N2L21tL2luaXQuYworKysgYi9hcmNoL3Jp c2N2L21tL2luaXQuYwpAQCAtMzUsNiArMzUsNyBAQAogI2luY2x1ZGUgPGFzbS9zb2MuaD4KICNp bmNsdWRlIDxhc20vc3BhcnNlbWVtLmg+CiAjaW5jbHVkZSA8YXNtL3RsYmZsdXNoLmg+CisjaW5j bHVkZSA8YXNtL2FsdGVybmF0aXZlLmg+CiAKICNpbmNsdWRlICIuLi9rZXJuZWwvaGVhZC5oIgog CmRpZmYgLS1naXQgYS90b29scy9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL3Zkc28vcHJvY2Vzc29y LmggYi90b29scy9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL3Zkc28vcHJvY2Vzc29yLmgKaW5kZXgg NjYyYWNhMDM5ODQ4Li44ODBmMjZhMjRmNjkgMTAwNjQ0Ci0tLSBhL3Rvb2xzL2FyY2gvcmlzY3Yv aW5jbHVkZS9hc20vdmRzby9wcm9jZXNzb3IuaAorKysgYi90b29scy9hcmNoL3Jpc2N2L2luY2x1 ZGUvYXNtL3Zkc28vcHJvY2Vzc29yLmgKQEAgLTE0LDcgKzE0LDEwIEBAIHN0YXRpYyBpbmxpbmUg dm9pZCBjcHVfcmVsYXgodm9pZCkKIAlfX2FzbV9fIF9fdm9sYXRpbGVfXyAoImRpdiAlMCwgJTAs IHplcm8iIDogIj1yIiAoZHVtbXkpKTsKICNlbmRpZgogCi0jaWZkZWYgQ09ORklHX1RPT0xDSEFJ Tl9IQVNfWklISU5UUEFVU0UKKyNpZmRlZiBDT05GSUdfRVJSQVRBX01JUFNfUDg3MDBfUEFVU0Vf T1BDT0RFCisgICAgLyogTUlQUyBQODcwMCBwYXVzZSBvcGNvZGUgKi8KKyAgICBfX2FzbV9fIF9f dm9sYXRpbGVfXyAoIi40Ynl0ZSAweDAwNTAxMDEzIik7CisjZWxpZiBDT05GSUdfVE9PTENIQUlO X0hBU19aSUhJTlRQQVVTRQogCS8qCiAJICogUmVkdWNlIGluc3RydWN0aW9uIHJldGlyZW1lbnQu CiAJICogVGhpcyBhc3N1bWVzIHRoZSBQQyBjaGFuZ2VzLgotLSAKMi4yNS4xCgoKX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KbGludXgtcmlzY3YgbWFpbGlu ZyBsaXN0CmxpbnV4LXJpc2N2QGxpc3RzLmluZnJhZGVhZC5vcmcKaHR0cDovL2xpc3RzLmluZnJh ZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9saW51eC1yaXNjdgo= From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ed1-f43.google.com (mail-ed1-f43.google.com [209.85.208.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9094414D433 for ; Wed, 29 Jan 2025 13:17:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.43 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738156629; cv=none; b=cVlms7ohz8vJ9GYdYMxYgmYsa+IwmSY04+sEY52HqsOA6VoGL1ZU/bjkxIgHk41WCICtfAwdlcGcv4CVPbH+nAr35A9MzdkEca9UmN1O8/werJq6lYRvdJF2F5iOJ1PHuGwy/Kk8cBeIPK7bvaEw8i/VxWrZhYXOd7snYdINiZc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738156629; c=relaxed/simple; bh=ReZxFIqLR0hdwHVdMvwtJkff3li/LDULGUeO3+SkwvI=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version:Content-Type; b=BSwI6fMeVmPPqMiPJfqxvcUcmqv0T9zUmPBA8Dx3u2spei1W+DH7jmGio+spVfNIJ1ujP4Un8V5wyc1TFs3Xd6ZOj5w7by/fXqQO1AkJ6IaPMBs+yLlmJigmJlZ/JYpczHH187nDfO/PlrmpPFvVR2m+7tO3a9gDj4Zkxw/wUMY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ZECdOKUk; arc=none smtp.client-ip=209.85.208.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ZECdOKUk" Received: by mail-ed1-f43.google.com with SMTP id 4fb4d7f45d1cf-5d7e3f1fdafso12954797a12.0 for ; Wed, 29 Jan 2025 05:17:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1738156626; x=1738761426; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=FrzHi7EcBna9oszkhdrvxCzw/It0oCRqn6cqPoPKlzA=; b=ZECdOKUkSQd9f7hwwdcLLDX/6HgOJDqgKniUmDjulHjcJyRrJdZB/xmJwP1PJiCimR 5LSXK5ZgIalT9fafiQZJpdc2VK2hdvTlR/VAwIZ8wH+Js8qXpIYmZYKOuUyfcK2nOH4o G+X4KzEagZKD2sq0wYAgGwKAPy5exmgEaaF4XBecI0bOHm6x3fmIWJ3IXArKwa0cw/os GRxxSgQr1YHtlKy8xJwfBPe2GiKmgHKOHDR+XWIXNQ8rWi/uAlfmB5fqa4V4AmILntMF 7rSbunqF82kEwxcfQ8kkAVOEfh/t+WV15IqNvxSUQAdzwLYrVIM8LDkMHIOlcZuaktZ8 mpQQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1738156626; x=1738761426; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=FrzHi7EcBna9oszkhdrvxCzw/It0oCRqn6cqPoPKlzA=; b=uZ5rTrNIrr9btRSzjuSABeXqQnA6TjMa8xPQw7B/tWXOruGTwkaCkM0cbPyuf/WHJg drB5GRfJ+hXnlrzAr5by3qoWMumu+CLioZ1caxlIYl/qupT3b+0/4fN1zRS97IEu83Rb 4c2r3x6baCW9t5RdwHFfSwUT3tccdoba7YIH10khb3aeier+DueSq9ulDOEuEv84SV/j 01rqITKktZCjq3DXwSSEt94sjYE0+74zt+P8mNPGKQmYe5ml4ycU87xAGAUUtt4JBns6 MDhgsSLUh5PP9iYgn/F7c642Uq29reAH6PksHbP4zInUQvj2O8Iq9BO2VNDXXc7Jje8b h2Qw== X-Forwarded-Encrypted: i=1; AJvYcCVB9oWPZK6lCAPQj1Bb1i1B26/KufI9b6n/acJbk43Nfc7wGFdBtExN1S+2vjN8uyxiadIOzR4dPGaAhbI=@vger.kernel.org X-Gm-Message-State: AOJu0YyqCZ/Tu8oxdAaNFyyC1+U8HYBwgv1MGqwQ9pqt4QIRhYlWhnnG F0FsGgjFlp2/9CuUwmTCBWDPl2ovNtK4hKhlKFajexh3+Bz5hciR X-Gm-Gg: ASbGncv9g+2IP7OAvljUGYlAODbhBgCySpAuocoaRBkXQ6JEbwSvWMlBec/0wed2paW Ja15WJ4LZuanZ0o2mbTPLP/7RxW1/LHAm6QnDp/SgRDJt7Xu0MzrcWYaosIFsCRBxHeJiw16V65 RHZbF11eUsNdyvusB9WFTqPw9rAy+/8NPYgjGoKg38ezCJQbH4GrZL/c54Td67Ujisj3iVj+6gj hLco+CIu+UF2tmi3oOs36kDokzrefEo1pK/WsLWX82DueqR8SHel6T6Xe99m6kkzO+If6DKWw+t mzKVB8TmThXTNan1BmCPzNAM X-Google-Smtp-Source: AGHT+IE/JeaMlECCj6vgX8ISzQ+c9qstL/zmPISYVXw2GilRdHKOw9QquXTAzMnJOGnCk7G48Lpbhg== X-Received: by 2002:a17:907:9711:b0:ab3:47c8:d3c6 with SMTP id a640c23a62f3a-ab6cfcca024mr261771966b.11.1738156625302; Wed, 29 Jan 2025 05:17:05 -0800 (PST) Received: from localhost.localdomain ([79.175.114.8]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ab675e6299dsm956189466b.47.2025.01.29.05.17.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 29 Jan 2025 05:17:04 -0800 (PST) From: Aleksandar Rikalo To: linux-riscv@lists.infradead.org Cc: Paul Walmsley , Palmer Dabbelt , Albert Ou , Andrew Jones , =?UTF-8?q?Christoph=20M=C3=BCllner?= , Aleksandar Rikalo , linux-kernel@vger.kernel.org, Djordje Todorovic Subject: [PATCH v3] riscv: Fix the PAUSE Opcode for MIPS P8700. Date: Wed, 29 Jan 2025 14:17:03 +0100 Message-Id: <20250129131703.733098-1-arikalo@gmail.com> X-Mailer: git-send-email 2.25.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit From: Djordje Todorovic The riscv MIPS P8700 uses a different opcode for PAUSE. It is a ‘hint’ encoding of the SLLI instruction, with rd=0, rs1=0 and imm=5. It will behave as a NOP instruction if no additional behavior beyond that of SLLI is implemented. Add ERRATA_MIPS and ERRATA_MIPS_P8700_PAUSE_OPCODE configs. Handle errata for MIPS CPUs. Signed-off-by: Djordje Todorovic Signed-off-by: Aleksandar Rikalo Signed-off-by: Raj Vishwanathan4 --- arch/riscv/Kconfig.errata | 23 +++++++++++ arch/riscv/errata/Makefile | 1 + arch/riscv/errata/mips/Makefile | 5 +++ arch/riscv/errata/mips/errata.c | 41 +++++++++++++++++++ arch/riscv/include/asm/alternative.h | 3 ++ arch/riscv/include/asm/cmpxchg.h | 3 +- arch/riscv/include/asm/errata_list.h | 20 ++++++++- arch/riscv/include/asm/vdso/processor.h | 4 +- arch/riscv/include/asm/vendorid_list.h | 1 + arch/riscv/kernel/alternative.c | 5 +++ arch/riscv/kernel/entry.S | 2 + arch/riscv/mm/init.c | 1 + tools/arch/riscv/include/asm/vdso/processor.h | 5 ++- 13 files changed, 110 insertions(+), 4 deletions(-) create mode 100644 arch/riscv/errata/mips/Makefile create mode 100644 arch/riscv/errata/mips/errata.c diff --git a/arch/riscv/Kconfig.errata b/arch/riscv/Kconfig.errata index 2acc7d876e1f..1589528fdc30 100644 --- a/arch/riscv/Kconfig.errata +++ b/arch/riscv/Kconfig.errata @@ -21,6 +21,29 @@ config ERRATA_ANDES_CMO If you don't know what to do here, say "Y". +config ERRATA_MIPS + bool "MIPS errata" + depends on RISCV_ALTERNATIVE + help + All MIPS errata Kconfig depend on this Kconfig. Disabling + this Kconfig will disable all MIPS errata. Please say "Y" + here if your platform uses MIPS CPU cores. + + Otherwise, please say "N" here to avoid unnecessary overhead. + +config ERRATA_MIPS_P8700_PAUSE_OPCODE + bool "Fix the PAUSE Opcode for MIPS P8700" + depends on ERRATA_MIPS && 64BIT + default n + help + The RISCV MIPS P8700 uses a different opcode for PAUSE. + It is a 'hint' encoding of the SLLI instruction, + with rd=0, rs1=0 and imm=5. It will behave as a NOP + instruction if no additional behavior beyond that of + SLLI is implemented. + + If you are not using the P8700 processor, say n. + config ERRATA_SIFIVE bool "SiFive errata" depends on RISCV_ALTERNATIVE diff --git a/arch/riscv/errata/Makefile b/arch/riscv/errata/Makefile index f0da9d7b39c3..156cafb338c1 100644 --- a/arch/riscv/errata/Makefile +++ b/arch/riscv/errata/Makefile @@ -9,5 +9,6 @@ endif endif obj-$(CONFIG_ERRATA_ANDES) += andes/ +obj-$(CONFIG_ERRATA_MIPS) += mips/ obj-$(CONFIG_ERRATA_SIFIVE) += sifive/ obj-$(CONFIG_ERRATA_THEAD) += thead/ diff --git a/arch/riscv/errata/mips/Makefile b/arch/riscv/errata/mips/Makefile new file mode 100644 index 000000000000..6278c389b801 --- /dev/null +++ b/arch/riscv/errata/mips/Makefile @@ -0,0 +1,5 @@ +ifdef CONFIG_RISCV_ALTERNATIVE_EARLY +CFLAGS_errata.o := -mcmodel=medany +endif + +obj-y += errata.o diff --git a/arch/riscv/errata/mips/errata.c b/arch/riscv/errata/mips/errata.c new file mode 100644 index 000000000000..998bbcaa50d1 --- /dev/null +++ b/arch/riscv/errata/mips/errata.c @@ -0,0 +1,41 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (C) 2025 MIPS. + */ + +#include +#include +#include +#include +#include +#include +#include + +void mips_errata_patch_func(struct alt_entry *begin, + struct alt_entry *end, + unsigned long archid, + unsigned long impid, + unsigned int stage) +{ + struct alt_entry *alt; + + BUILD_BUG_ON(ERRATA_MIPS_NUMBER >= RISCV_VENDOR_EXT_ALTERNATIVES_BASE); + + if (stage == RISCV_ALTERNATIVES_EARLY_BOOT) + return; + + for (alt = begin; alt < end; alt++) { + if (alt->vendor_id != MIPS_VENDOR_ID) + continue; + + if (alt->patch_id >= ERRATA_MIPS_NUMBER) { + WARN(1, "MIPS errata id:%d not in kernel errata list\n", + alt->patch_id); + continue; + } + + mutex_lock(&text_mutex); + patch_text_nosync(ALT_OLD_PTR(alt), ALT_ALT_PTR(alt), alt->alt_len); + mutex_unlock(&text_mutex); + } +} diff --git a/arch/riscv/include/asm/alternative.h b/arch/riscv/include/asm/alternative.h index 3c2b59b25017..bc3ada8190a9 100644 --- a/arch/riscv/include/asm/alternative.h +++ b/arch/riscv/include/asm/alternative.h @@ -48,6 +48,9 @@ struct alt_entry { void andes_errata_patch_func(struct alt_entry *begin, struct alt_entry *end, unsigned long archid, unsigned long impid, unsigned int stage); +void mips_errata_patch_func(struct alt_entry *begin, struct alt_entry *end, + unsigned long archid, unsigned long impid, + unsigned int stage); void sifive_errata_patch_func(struct alt_entry *begin, struct alt_entry *end, unsigned long archid, unsigned long impid, unsigned int stage); diff --git a/arch/riscv/include/asm/cmpxchg.h b/arch/riscv/include/asm/cmpxchg.h index 4cadc56220fe..2f5705f49dcc 100644 --- a/arch/riscv/include/asm/cmpxchg.h +++ b/arch/riscv/include/asm/cmpxchg.h @@ -13,6 +13,7 @@ #include #include #include +#include #define __arch_xchg_masked(sc_sfx, swap_sfx, prepend, sc_append, \ swap_append, r, p, n) \ @@ -404,7 +405,7 @@ static __always_inline void __cmpwait(volatile void *ptr, return; no_zawrs: - asm volatile(RISCV_PAUSE : : : "memory"); + ALT_RISCV_PAUSE(); } #define __cmpwait_relaxed(ptr, val) \ diff --git a/arch/riscv/include/asm/errata_list.h b/arch/riscv/include/asm/errata_list.h index 7c8a71a526a3..68c46ccb9b7c 100644 --- a/arch/riscv/include/asm/errata_list.h +++ b/arch/riscv/include/asm/errata_list.h @@ -5,7 +5,6 @@ #ifndef ASM_ERRATA_LIST_H #define ASM_ERRATA_LIST_H -#include #include #include #include @@ -28,6 +27,11 @@ #define ERRATA_THEAD_NUMBER 2 #endif +#ifdef CONFIG_ERRATA_MIPS +#define ERRATA_MIPS_P8700_PAUSE_OPCODE 0 +#define ERRATA_MIPS_NUMBER 1 +#endif + #ifdef __ASSEMBLY__ #define ALT_INSN_FAULT(x) \ @@ -58,6 +62,20 @@ asm(ALTERNATIVE("sfence.vma %0, %1", "sfence.vma", SIFIVE_VENDOR_ID, \ ERRATA_SIFIVE_CIP_1200, CONFIG_ERRATA_SIFIVE_CIP_1200) \ : : "r" (addr), "r" (asid) : "memory") +#ifdef CONFIG_ERRATA_MIPS_P8700_PAUSE_OPCODE +#define ALT_RISCV_PAUSE() \ +asm volatile(ALTERNATIVE( \ + RISCV_PAUSE, /* Original RISC‑V pause insn */ \ + ".4byte 0x00501013", /* Replacement for MIPS P8700 */ \ + MIPS_VENDOR_ID, /* Vendor ID to match */ \ + ERRATA_MIPS_P8700_PAUSE_OPCODE, /* patch_id */ \ + CONFIG_ERRATA_MIPS_P8700_PAUSE_OPCODE) \ + : /* no outputs */ : /* no inputs */ : "memory") +#else +#define ALT_RISCV_PAUSE() \ + asm volatile(RISCV_PAUSE : : : "memory") +#endif + /* * _val is marked as "will be overwritten", so need to set it to 0 * in the default case. diff --git a/arch/riscv/include/asm/vdso/processor.h b/arch/riscv/include/asm/vdso/processor.h index 8f383f05a290..8f749552ecfe 100644 --- a/arch/riscv/include/asm/vdso/processor.h +++ b/arch/riscv/include/asm/vdso/processor.h @@ -5,6 +5,8 @@ #ifndef __ASSEMBLY__ #include + +#include #include static inline void cpu_relax(void) @@ -19,7 +21,7 @@ static inline void cpu_relax(void) * Reduce instruction retirement. * This assumes the PC changes. */ - __asm__ __volatile__ (RISCV_PAUSE); + ALT_RISCV_PAUSE(); barrier(); } diff --git a/arch/riscv/include/asm/vendorid_list.h b/arch/riscv/include/asm/vendorid_list.h index a5150cdf34d8..3b09874d7a6d 100644 --- a/arch/riscv/include/asm/vendorid_list.h +++ b/arch/riscv/include/asm/vendorid_list.h @@ -9,5 +9,6 @@ #define MICROCHIP_VENDOR_ID 0x029 #define SIFIVE_VENDOR_ID 0x489 #define THEAD_VENDOR_ID 0x5b7 +#define MIPS_VENDOR_ID 0x722 #endif diff --git a/arch/riscv/kernel/alternative.c b/arch/riscv/kernel/alternative.c index 7eb3cb1215c6..7642704c7f18 100644 --- a/arch/riscv/kernel/alternative.c +++ b/arch/riscv/kernel/alternative.c @@ -47,6 +47,11 @@ static void riscv_fill_cpu_mfr_info(struct cpu_manufacturer_info_t *cpu_mfr_info cpu_mfr_info->patch_func = andes_errata_patch_func; break; #endif +#ifdef CONFIG_ERRATA_MIPS + case MIPS_VENDOR_ID: + cpu_mfr_info->patch_func = mips_errata_patch_func; + break; +#endif #ifdef CONFIG_ERRATA_SIFIVE case SIFIVE_VENDOR_ID: cpu_mfr_info->patch_func = sifive_errata_patch_func; diff --git a/arch/riscv/kernel/entry.S b/arch/riscv/kernel/entry.S index 33a5a9f2a0d4..2007d9de7f27 100644 --- a/arch/riscv/kernel/entry.S +++ b/arch/riscv/kernel/entry.S @@ -15,6 +15,8 @@ #include #include #include +#include + #include .section .irqentry.text, "ax" diff --git a/arch/riscv/mm/init.c b/arch/riscv/mm/init.c index 722178ae3488..ee8a2c5b40f8 100644 --- a/arch/riscv/mm/init.c +++ b/arch/riscv/mm/init.c @@ -35,6 +35,7 @@ #include #include #include +#include #include "../kernel/head.h" diff --git a/tools/arch/riscv/include/asm/vdso/processor.h b/tools/arch/riscv/include/asm/vdso/processor.h index 662aca039848..880f26a24f69 100644 --- a/tools/arch/riscv/include/asm/vdso/processor.h +++ b/tools/arch/riscv/include/asm/vdso/processor.h @@ -14,7 +14,10 @@ static inline void cpu_relax(void) __asm__ __volatile__ ("div %0, %0, zero" : "=r" (dummy)); #endif -#ifdef CONFIG_TOOLCHAIN_HAS_ZIHINTPAUSE +#ifdef CONFIG_ERRATA_MIPS_P8700_PAUSE_OPCODE + /* MIPS P8700 pause opcode */ + __asm__ __volatile__ (".4byte 0x00501013"); +#elif CONFIG_TOOLCHAIN_HAS_ZIHINTPAUSE /* * Reduce instruction retirement. * This assumes the PC changes. -- 2.25.1