From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from lists.ozlabs.org (lists.ozlabs.org [112.213.38.117]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 5642BC02198 for ; Mon, 10 Feb 2025 08:50:27 +0000 (UTC) Received: from boromir.ozlabs.org (localhost [127.0.0.1]) by lists.ozlabs.org (Postfix) with ESMTP id 4Yryvj73VLz3011; Mon, 10 Feb 2025 19:50:25 +1100 (AEDT) Authentication-Results: lists.ozlabs.org; arc=none smtp.remote-ip=211.20.114.72 ARC-Seal: i=1; a=rsa-sha256; d=lists.ozlabs.org; s=201707; t=1739177425; cv=none; b=GY2OrJ9QBzsmhkIZSeuI93PVF4KjVriuxt3XDCpZLZiumpLsEdV7wq005A8DHMs/4xiyBLBJakXOWLabK75F2XtG/AdfQ3lbR1xEI4P3mzrjyJIwB/M9GXd+1UuTT/w9GBPMfX/jQecBUlKvh8gcmb1XQOxpeVswCNtkjAY/8rrRluw0GdWw8kJKGJsPj4mPURb9Slbs69+q4Ds7lYyANH89iSdBDjoqv1qj+GhhaOLHR2fNtRDt4SJB9doQJQJL5EZMGTwLxbicufTOYLKvluNbA7EKchCvYGq1npf2BPpJ7Y4B397/Sa0wU5fsZr0jKJHwt1shwY7+V/Egdb7Hqg== ARC-Message-Signature: i=1; a=rsa-sha256; d=lists.ozlabs.org; s=201707; t=1739177425; c=relaxed/relaxed; bh=TnPL6qlRjnhYn1bG++Obl2wl3mzgTVcYBa5NvDw/CSg=; h=From:To:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=jX3HAzb8qBYY2MBwdVhWe3xwW6j08QoPQJjV3PlK72WEgkHFmVlM68nTq7RXI7bqXDwNnm3zl6KKYUmGi0+nabuv+qfl/K8PL0NqRGRSHggUAm1beptbGD2/zRyf9xmurQ6b0p+6Tg2Q0t4nwEkHj6uco9uodyrJwRYm/dRalaAQzs8skSvW0YycKVFc3X1b8qiAobK0j3IJtgrhbUfjHDrqObg+mx8bUYCnNuT6PBJhs6ot46HO7c3MPoHnNb+/fZzNZ7Vtxr+x8TGTo1Q50OdrnnLDbX4g5IF9/a2seW4r8OkYKDVc0NZcov9XrEXTiX+1ej0PhA7uQ6AIyUsejg== ARC-Authentication-Results: i=1; lists.ozlabs.org; dmarc=pass (p=quarantine dis=none) header.from=aspeedtech.com; spf=pass (client-ip=211.20.114.72; helo=twmbx01.aspeed.com; envelope-from=ryan_chen@aspeedtech.com; receiver=lists.ozlabs.org) smtp.mailfrom=aspeedtech.com Authentication-Results: lists.ozlabs.org; dmarc=pass (p=quarantine dis=none) header.from=aspeedtech.com Authentication-Results: lists.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=aspeedtech.com (client-ip=211.20.114.72; helo=twmbx01.aspeed.com; envelope-from=ryan_chen@aspeedtech.com; receiver=lists.ozlabs.org) Received: from TWMBX01.aspeed.com (mail.aspeedtech.com [211.20.114.72]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by lists.ozlabs.org (Postfix) with ESMTPS id 4Yryvj38k5z2xjL for ; Mon, 10 Feb 2025 19:50:25 +1100 (AEDT) Received: from TWMBX01.aspeed.com (192.168.0.62) by TWMBX01.aspeed.com (192.168.0.62) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.12; Mon, 10 Feb 2025 16:50:04 +0800 Received: from twmbx02.aspeed.com (192.168.10.13) by TWMBX01.aspeed.com (192.168.0.62) with Microsoft SMTP Server id 15.2.1258.12 via Frontend Transport; Mon, 10 Feb 2025 16:50:04 +0800 From: Ryan Chen To: ryan_chen , Michael Turquette , Stephen Boyd , Philipp Zabel , Joel Stanley , Andrew Jeffery , , Rob Herring , Krzysztof Kozlowski , Conor Dooley , , , , Subject: [PATCH v8 1/3] dt-binding: clock: ast2700: modify soc0/1 clock define Date: Mon, 10 Feb 2025 16:50:02 +0800 Message-ID: <20250210085004.1898895-2-ryan_chen@aspeedtech.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250210085004.1898895-1-ryan_chen@aspeedtech.com> References: <20250210085004.1898895-1-ryan_chen@aspeedtech.com> X-Mailing-List: linux-aspeed@lists.ozlabs.org List-Id: List-Help: List-Owner: List-Post: List-Archive: , List-Subscribe: , , List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain remove soc0 clock: SOC0_CLK_UART_DIV13 SOC0_CLK_HPLL_DIV_AHB SOC0_CLK_MPLL_DIV_AHB add soc0 clock: SOC0_CLK_AHBMUX SOC0_CLK_MPHYSRC SOC0_CLK_U2PHY_REFCLKSRC add soc1 clock: SOC1_CLK_I3C Signed-off-by: Ryan Chen --- include/dt-bindings/clock/aspeed,ast2700-scu.h | 7 ++++--- 1 file changed, 4 insertions(+), 3 deletions(-) diff --git a/include/dt-bindings/clock/aspeed,ast2700-scu.h b/include/dt-bindings/clock/aspeed,ast2700-scu.h index 63021af3caf5..c7389530629d 100644 --- a/include/dt-bindings/clock/aspeed,ast2700-scu.h +++ b/include/dt-bindings/clock/aspeed,ast2700-scu.h @@ -13,18 +13,17 @@ #define SCU0_CLK_24M 1 #define SCU0_CLK_192M 2 #define SCU0_CLK_UART 3 -#define SCU0_CLK_UART_DIV13 3 #define SCU0_CLK_PSP 4 #define SCU0_CLK_HPLL 5 #define SCU0_CLK_HPLL_DIV2 6 #define SCU0_CLK_HPLL_DIV4 7 -#define SCU0_CLK_HPLL_DIV_AHB 8 +#define SCU0_CLK_AHBMUX 8 #define SCU0_CLK_DPLL 9 #define SCU0_CLK_MPLL 10 #define SCU0_CLK_MPLL_DIV2 11 #define SCU0_CLK_MPLL_DIV4 12 #define SCU0_CLK_MPLL_DIV8 13 -#define SCU0_CLK_MPLL_DIV_AHB 14 +#define SCU0_CLK_MPHYSRC 14 #define SCU0_CLK_D0 15 #define SCU0_CLK_D1 16 #define SCU0_CLK_CRT0 17 @@ -68,6 +67,7 @@ #define SCU0_CLK_GATE_UFSCLK 53 #define SCU0_CLK_GATE_EMMCCLK 54 #define SCU0_CLK_GATE_RVAS1CLK 55 +#define SCU0_CLK_U2PHY_REFCLKSRC 56 /* SOC1 clk */ #define SCU1_CLKIN 0 @@ -160,4 +160,5 @@ #define SCU1_CLK_GATE_PORTDUSB2CLK 85 #define SCU1_CLK_GATE_LTPI1TXCLK 86 +#define SCU1_CLK_I3C 87 #endif -- 2.34.1