From: kernel test robot <lkp@intel.com>
To: Srirangan Madhavan <smadhavan@nvidia.com>,
Davidlohr Bueso <dave@stgolabs.net>,
Jonathan Cameron <jonathan.cameron@huawei.com>,
Dave Jiang <dave.jiang@intel.com>,
Alison Schofield <alison.schofield@intel.com>,
Vishal Verma <vishal.l.verma@intel.com>,
Ira Weiny <ira.weiny@intel.com>,
Dan Williams <dan.j.williams@intel.com>
Cc: llvm@lists.linux.dev, oe-kbuild-all@lists.linux.dev,
Zhi Wang <zhiw@nvidia.com>, Vishal Aslot <vaslot@nvidia.com>,
Shanker Donthineni <sdonthineni@nvidia.com>,
linux-cxl@vger.kernel.org, Bjorn Helgaas <helgaas@kernel.org>,
linux-pci@vger.kernel.org
Subject: Re: [PATCH v2 2/2] cxl: add support for cxl reset
Date: Sat, 22 Feb 2025 15:08:04 +0800 [thread overview]
Message-ID: <202502221438.j0UgOryU-lkp@intel.com> (raw)
In-Reply-To: <20250221043906.1593189-3-smadhavan@nvidia.com>
Hi Srirangan,
kernel test robot noticed the following build warnings:
[auto build test WARNING on next-20250220]
[cannot apply to pci/next pci/for-linus linus/master v6.14-rc3 v6.14-rc2 v6.14-rc1 v6.14-rc3]
[If your patch is applied to the wrong git tree, kindly drop us a note.
And when submitting patch, we suggest to use '--base' as documented in
https://git-scm.com/docs/git-format-patch#_base_tree_information]
url: https://github.com/intel-lab-lkp/linux/commits/Srirangan-Madhavan/cxl-de-duplicate-cxl-DVSEC-reg-defines/20250221-124043
base: next-20250220
patch link: https://lore.kernel.org/r/20250221043906.1593189-3-smadhavan%40nvidia.com
patch subject: [PATCH v2 2/2] cxl: add support for cxl reset
config: arm64-randconfig-003-20250222 (https://download.01.org/0day-ci/archive/20250222/202502221438.j0UgOryU-lkp@intel.com/config)
compiler: clang version 18.1.8 (https://github.com/llvm/llvm-project 3b5b5c1ec4a3095ab096dd780e84d7ab81f3d7ff)
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20250222/202502221438.j0UgOryU-lkp@intel.com/reproduce)
If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@intel.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202502221438.j0UgOryU-lkp@intel.com/
All warnings (new ones prefixed by >>):
>> drivers/pci/pci.c:5258:10: warning: & has lower precedence than ==; == will be evaluated first [-Wparentheses]
5258 | if (reg & CXL_DVSEC_CXL_RST_CAPABLE == 0)
| ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
drivers/pci/pci.c:5258:10: note: place parentheses around the '==' expression to silence this warning
5258 | if (reg & CXL_DVSEC_CXL_RST_CAPABLE == 0)
| ^ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
drivers/pci/pci.c:5258:10: note: place parentheses around the & expression to evaluate it first
5258 | if (reg & CXL_DVSEC_CXL_RST_CAPABLE == 0)
| ~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
1 warning generated.
vim +5258 drivers/pci/pci.c
5235
5236 /**
5237 * cxl_reset - initiate a cxl reset
5238 * @dev: device to reset
5239 * @probe: if true, return 0 if device can be reset this way
5240 *
5241 * Initiate a cxl reset on @dev.
5242 */
5243 static int cxl_reset(struct pci_dev *dev, bool probe)
5244 {
5245 u16 dvsec, reg;
5246 int rc;
5247
5248 dvsec = pci_find_dvsec_capability(dev, PCI_VENDOR_ID_CXL,
5249 CXL_DVSEC_PCIE_DEVICE);
5250 if (!dvsec)
5251 return -ENOTTY;
5252
5253 /* Check if CXL Reset is supported. */
5254 rc = pci_read_config_word(dev, dvsec + CXL_DVSEC_CAP_OFFSET, ®);
5255 if (rc)
5256 return -ENOTTY;
5257
> 5258 if (reg & CXL_DVSEC_CXL_RST_CAPABLE == 0)
5259 return -ENOTTY;
5260
5261 if (probe)
5262 return 0;
5263
5264 rc = cxl_reset_prepare(dev, dvsec);
5265 if (rc)
5266 return rc;
5267
5268 return cxl_reset_init(dev, dvsec);
5269 }
5270
--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki
prev parent reply other threads:[~2025-02-22 7:08 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-02-21 4:39 [PATCH v2 0/2] Add CXL Reset Support for CXL Devices Srirangan Madhavan
2025-02-21 4:39 ` [PATCH v2 1/2] cxl: de-duplicate cxl DVSEC reg defines Srirangan Madhavan
2025-02-21 4:39 ` [PATCH v2 2/2] cxl: add support for cxl reset Srirangan Madhavan
2025-02-21 10:45 ` Lukas Wunner
2025-02-22 0:13 ` Bjorn Helgaas
2025-04-07 23:45 ` Srirangan Madhavan
2025-08-22 15:33 ` Alejandro Lucero Palau
2025-02-21 12:43 ` Alejandro Lucero Palau
2025-02-22 5:45 ` kernel test robot
2025-02-22 7:08 ` kernel test robot [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=202502221438.j0UgOryU-lkp@intel.com \
--to=lkp@intel.com \
--cc=alison.schofield@intel.com \
--cc=dan.j.williams@intel.com \
--cc=dave.jiang@intel.com \
--cc=dave@stgolabs.net \
--cc=helgaas@kernel.org \
--cc=ira.weiny@intel.com \
--cc=jonathan.cameron@huawei.com \
--cc=linux-cxl@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=llvm@lists.linux.dev \
--cc=oe-kbuild-all@lists.linux.dev \
--cc=sdonthineni@nvidia.com \
--cc=smadhavan@nvidia.com \
--cc=vaslot@nvidia.com \
--cc=vishal.l.verma@intel.com \
--cc=zhiw@nvidia.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.