From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id CEB0CC369D1 for ; Sun, 27 Apr 2025 14:31:21 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: Content-Type:MIME-Version:References:In-Reply-To:Message-Id:Date:Subject:Cc: To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=8GzEe4YiPMqRsswmvE8nr5qcErZuck09XEHOMIdU+Zo=; b=O5AJWN1XLKUI3QZsX0bYrEGKJb f1cg004o9p0XMJ2bY6xxk/52Ldy7IiqHD/iN/tx7c4xkt+zN+nhGFNIZ5M4ZyBf47Iy7w+Sic5jy6 ZspMPedqKf3BgbtarqodaKqTh+cZh5qGdTZIQoFnUXbTqU99LoQkkCBVjiBczt/BSizW1NMTRTehA KtMBU29fwiZkBLlROcRs6vYDdlamMoPDfutwxke6/7UwgNLdD+5tTSTbsthqZO97IDZKxlpCQlBfs fj8iBagDVL53RoCS8owtFlvweZbbLyRkloAMhR3iE/IPSC3hjmztjbls+YKf7uLVE/MCd15yBkAcw UWb9yFQA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux)) id 1u932H-00000003fUM-1vNh; Sun, 27 Apr 2025 14:31:13 +0000 Received: from mail-lj1-x236.google.com ([2a00:1450:4864:20::236]) by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux)) id 1u92wh-00000003ek5-25po; Sun, 27 Apr 2025 14:25:28 +0000 Received: by mail-lj1-x236.google.com with SMTP id 38308e7fff4ca-30db1bc464dso40735691fa.0; Sun, 27 Apr 2025 07:25:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1745763926; x=1746368726; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8GzEe4YiPMqRsswmvE8nr5qcErZuck09XEHOMIdU+Zo=; b=aw6KOCM7ShPXrQuWh+t8uZdw5GGmZ+AN+pArJKcAh+0o5DX76uI8UMofM8oRvlUogx bV/1B6gWK27nz7XzSMe6dYistjTbg2vwsc3oK+CIYIzkNqruDIrZhi70fg2zmtUDb4M4 YQVqepkw6+uSl/NCESoKakYpYcZfP+k1cR9VLlJkX6is6yDxCGogPXht5NdsvUfZPX55 +ilRVhh3g9W+wfQU7b7StTB3+MunXf/eXbUwcJF9fYET0UxkccfRgBJtPIL9hjw6fA52 +hERU4mLHwOcEaTA3Fu+IQtlfppFo6L/smc8XFJbp0Qa4bKqtXiPDyM+6ctxTXIbLY4E uIww== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745763926; x=1746368726; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8GzEe4YiPMqRsswmvE8nr5qcErZuck09XEHOMIdU+Zo=; b=HWRjHbt5T7D//LUZhogdKEtpkzmC7Hk8N2oGo0vFrjPDm2OAcGayEh8tbpD25wV/D7 yFAtWEm4eTkkeLEU2ng5DAXUt/iONriI4fhL3HdiTqhrugyb9bvX5LbveNeYovdrCS/9 VujXMck/0BRUDADSfYTeAH9cJBaP6VskhtoQGjmOSsFiJvMHew7R9KzhSEtBXCO0QRYx V2OEpJ+aGexWwP2Dkwzd9OoDlwNpIF/4t+qo9gd0fKVjLS+tI8gRKZixubOwG2lYl31m EdMEncGUnw3WgUa2VJBMUWj/KxDXx1XEE9C940Q5JcyRSSngV+Hvk2Ae5EsnN3P9VtbX ScJg== X-Forwarded-Encrypted: i=1; AJvYcCV0rl4hZ2N1GKPUVUpdTSEgMqt3g42PljJYvLGH9+oUujl+JcBq70NDddGp1krPXqAWZE2djvRrrFfFqoQ=@lists.infradead.org, AJvYcCV3npq65VHw0BKQkVvBRPzF6cZP9ENSgqEO8ytNiVD8dtZ3mhgN0iqvcHYMhZmWUS4l++uBSEstOo9/d5mfmOA3@lists.infradead.org X-Gm-Message-State: AOJu0YyUffh/4bql3GnMsuBjRGvfy7lcKNYenMcByyT516zU349pJi2W zbE48w2MmXqA57qfS9linU/R+30NNdoQSuFulC/wu7+046LibNs= X-Gm-Gg: ASbGncuksusfK2pJsysq+xA6qJZ64WJ3RZC9OpgTl73Ax0gGukA6t1jYhjvfrf0RDy/ Bpf/3KnTCTVPz0QBFIKfXCi02bLJa9c4ACOF4D80IEyYHOAXNWipfjqn9pMJBI47OB4b+ZKbdXh VxtUGaugd4ndmgOvz2uNII0oYR3EsnzLex0dQgrSd8CexTRxxq5GdDsfbI6K48yEu2Nrp9wXg1R pWDRepCOP6HCaZtcov0y0gBYVbS/q6MIkvtgRpb/Hid//EEAgOiiB/hgnKFhZAsy14G6bfio2Sr cQ6SFCs3FM9uIklHQAL8JnE7J1g0uYY64WeeA+eQQsvxXfkmEQ4j5X8b X-Google-Smtp-Source: AGHT+IH4FB3aq395wzXxmINJMdYxBYu26wok5HnDsUwCT6VNV3XuZqiQ5mJmESpuRXReLhEDUiN9cA== X-Received: by 2002:a05:651c:1509:b0:310:856b:6862 with SMTP id 38308e7fff4ca-3190644d8famr27286381fa.12.1745763925616; Sun, 27 Apr 2025 07:25:25 -0700 (PDT) Received: from localhost.localdomain ([178.176.177.108]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-317cfb482b1sm17659191fa.29.2025.04.27.07.25.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 27 Apr 2025 07:25:25 -0700 (PDT) From: Aleksandr Shubin To: linux-kernel@vger.kernel.org Cc: Aleksandr Shubin , Brandon Cheo Fusi , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Philipp Zabel , linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-riscv@lists.infradead.org Subject: [PATCH v12 2/3] pwm: Add Allwinner's D1/T113-S3/R329 SoCs PWM support Date: Sun, 27 Apr 2025 17:24:54 +0300 Message-Id: <20250427142500.151925-3-privatesub2@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250427142500.151925-1-privatesub2@gmail.com> References: <20250427142500.151925-1-privatesub2@gmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250427_072527_716832_3B1F0139 X-CRM114-Status: GOOD ( 31.03 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Allwinner's D1, T113-S3 and R329 SoCs have a quite different PWM controllers with ones supported by pwm-sun4i driver. This patch adds a PWM controller driver for Allwinner's D1, T113-S3 and R329 SoCs. The main difference between these SoCs is the number of channels defined by the DT property. Co-developed-by: Brandon Cheo Fusi Signed-off-by: Brandon Cheo Fusi Signed-off-by: Aleksandr Shubin --- drivers/pwm/Kconfig | 10 ++ drivers/pwm/Makefile | 1 + drivers/pwm/pwm-sun20i.c | 379 +++++++++++++++++++++++++++++++++++++++ 3 files changed, 390 insertions(+) create mode 100644 drivers/pwm/pwm-sun20i.c diff --git a/drivers/pwm/Kconfig b/drivers/pwm/Kconfig index 4731d5b90d7e..230a5561385b 100644 --- a/drivers/pwm/Kconfig +++ b/drivers/pwm/Kconfig @@ -662,6 +662,16 @@ config PWM_SUN4I To compile this driver as a module, choose M here: the module will be called pwm-sun4i. +config PWM_SUN20I + tristate "Allwinner D1/T113s/R329 PWM support" + depends on ARCH_SUNXI || COMPILE_TEST + depends on COMMON_CLK + help + Generic PWM framework driver for Allwinner D1/T113s/R329 SoCs. + + To compile this driver as a module, choose M here: the module + will be called pwm-sun20i. + config PWM_SUNPLUS tristate "Sunplus PWM support" depends on ARCH_SUNPLUS || COMPILE_TEST diff --git a/drivers/pwm/Makefile b/drivers/pwm/Makefile index 539e0def3f82..ef7515d2f974 100644 --- a/drivers/pwm/Makefile +++ b/drivers/pwm/Makefile @@ -61,6 +61,7 @@ obj-$(CONFIG_PWM_STM32) += pwm-stm32.o obj-$(CONFIG_PWM_STM32_LP) += pwm-stm32-lp.o obj-$(CONFIG_PWM_STMPE) += pwm-stmpe.o obj-$(CONFIG_PWM_SUN4I) += pwm-sun4i.o +obj-$(CONFIG_PWM_SUN20I) += pwm-sun20i.o obj-$(CONFIG_PWM_SUNPLUS) += pwm-sunplus.o obj-$(CONFIG_PWM_TEGRA) += pwm-tegra.o obj-$(CONFIG_PWM_TIECAP) += pwm-tiecap.o diff --git a/drivers/pwm/pwm-sun20i.c b/drivers/pwm/pwm-sun20i.c new file mode 100644 index 000000000000..22486617f1ef --- /dev/null +++ b/drivers/pwm/pwm-sun20i.c @@ -0,0 +1,379 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * PWM Controller Driver for sunxi platforms (D1, T113-S3 and R329) + * + * Limitations: + * - When the parameters change, the current running period is not completed + * and new settings are applied immediately. + * - The PWM output goes to a HIGH-Z state when the channel is disabled. + * - Changing the clock configuration (SUN20I_PWM_CLK_CFG) + * may cause a brief output glitch. + * + * Copyright (c) 2023 Aleksandr Shubin + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define SUN20I_PWM_CLK_CFG(pair) (0x20 + ((pair) * 0x4)) +#define SUN20I_PWM_CLK_CFG_SRC GENMASK(8, 7) +#define SUN20I_PWM_CLK_CFG_DIV_M GENMASK(3, 0) +#define SUN20I_PWM_CLK_DIV_M_MAX 8 + +#define SUN20I_PWM_CLK_GATE 0x40 +#define SUN20I_PWM_CLK_GATE_BYPASS(chan) BIT((chan) + 16) +#define SUN20I_PWM_CLK_GATE_GATING(chan) BIT(chan) + +#define SUN20I_PWM_ENABLE 0x80 +#define SUN20I_PWM_ENABLE_EN(chan) BIT(chan) + +#define SUN20I_PWM_CTL(chan) (0x100 + (chan) * 0x20) +#define SUN20I_PWM_CTL_ACT_STA BIT(8) +#define SUN20I_PWM_CTL_PRESCAL_K GENMASK(7, 0) +#define SUN20I_PWM_CTL_PRESCAL_K_MAX field_max(SUN20I_PWM_CTL_PRESCAL_K) + +#define SUN20I_PWM_PERIOD(chan) (0x104 + (chan) * 0x20) +#define SUN20I_PWM_PERIOD_ENTIRE_CYCLE GENMASK(31, 16) +#define SUN20I_PWM_PERIOD_ACT_CYCLE GENMASK(15, 0) + +#define SUN20I_PWM_PCNTR_SIZE BIT(16) + +/* + * SUN20I_PWM_MAGIC is used to quickly compute the values of the clock dividers + * div_m (SUN20I_PWM_CLK_CFG_DIV_M) & prescale_k (SUN20I_PWM_CTL_PRESCAL_K) + * without using a loop. These dividers limit the # of cycles in a period + * to SUN20I_PWM_PCNTR_SIZE (65536) by applying a scaling factor of + * 1/(div_m * (prescale_k + 1)) to the clock source. + * + * SUN20I_PWM_MAGIC is derived by solving for div_m and prescale_k + * such that for a given requested period, + * + * i) div_m is minimized for any prescale_k ≤ SUN20I_PWM_CTL_PRESCAL_K_MAX, + * ii) prescale_k is minimized. + * + * The derivation proceeds as follows, with val = # of cycles for requested + * period: + * + * for a given value of div_m we want the smallest prescale_k such that + * + * (val >> div_m) // (prescale_k + 1) ≤ 65536 (= SUN20I_PWM_PCNTR_SIZE) + * + * This is equivalent to: + * + * (val >> div_m) ≤ 65536 * (prescale_k + 1) + prescale_k + * ⟺ (val >> div_m) ≤ 65537 * prescale_k + 65536 + * ⟺ (val >> div_m) - 65536 ≤ 65537 * prescale_k + * ⟺ ((val >> div_m) - 65536) / 65537 ≤ prescale_k + * + * As prescale_k is integer, this becomes + * + * ((val >> div_m) - 65536) // 65537 ≤ prescale_k + * + * And is minimized at + * + * ((val >> div_m) - 65536) // 65537 + * + * Now we pick the smallest div_m that satifies prescale_k ≤ 255 + * (i.e SUN20I_PWM_CTL_PRESCAL_K_MAX), + * + * ((val >> div_m) - 65536) // 65537 ≤ 255 + * ⟺ (val >> div_m) - 65536 ≤ 255 * 65537 + 65536 + * ⟺ val >> div_m ≤ 255 * 65537 + 2 * 65536 + * ⟺ val >> div_m < (255 * 65537 + 2 * 65536 + 1) + * ⟺ div_m = fls((val) / (255 * 65537 + 2 * 65536 + 1)) + * + * Suggested by Uwe Kleine-König + */ +#define SUN20I_PWM_MAGIC (255 * 65537 + 2 * 65536 + 1) +#define SUN20I_PWM_DIV_CONST 65537 + +struct sun20i_pwm_chip { + struct clk *clk_hosc, *clk_apb; + void __iomem *base; +}; + +static inline struct sun20i_pwm_chip *to_sun20i_pwm_chip(struct pwm_chip *chip) +{ + return pwmchip_get_drvdata(chip); +} + +static inline u32 sun20i_pwm_readl(struct sun20i_pwm_chip *chip, + unsigned long offset) +{ + return readl(chip->base + offset); +} + +static inline void sun20i_pwm_writel(struct sun20i_pwm_chip *chip, + u32 val, unsigned long offset) +{ + writel(val, chip->base + offset); +} + +static int sun20i_pwm_get_state(struct pwm_chip *chip, + struct pwm_device *pwm, + struct pwm_state *state) +{ + struct sun20i_pwm_chip *sun20i_chip = to_sun20i_pwm_chip(chip); + u16 ent_cycle, act_cycle, prescale_k; + u64 clk_rate, tmp; + u8 div_m; + u32 val; + + val = sun20i_pwm_readl(sun20i_chip, SUN20I_PWM_CLK_CFG(pwm->hwpwm / 2)); + div_m = FIELD_GET(SUN20I_PWM_CLK_CFG_DIV_M, val); + if (div_m > SUN20I_PWM_CLK_DIV_M_MAX) + div_m = SUN20I_PWM_CLK_DIV_M_MAX; + + /* + * If CLK_CFG_SRC is 0, use the hosc clock; + * otherwise (any nonzero value) use the APB clock. + */ + if (FIELD_GET(SUN20I_PWM_CLK_CFG_SRC, val) == 0) + clk_rate = clk_get_rate(sun20i_chip->clk_hosc); + else + clk_rate = clk_get_rate(sun20i_chip->clk_apb); + + val = sun20i_pwm_readl(sun20i_chip, SUN20I_PWM_CTL(pwm->hwpwm)); + state->polarity = (SUN20I_PWM_CTL_ACT_STA & val) ? + PWM_POLARITY_NORMAL : PWM_POLARITY_INVERSED; + + prescale_k = FIELD_GET(SUN20I_PWM_CTL_PRESCAL_K, val) + 1; + + val = sun20i_pwm_readl(sun20i_chip, SUN20I_PWM_ENABLE); + state->enabled = (SUN20I_PWM_ENABLE_EN(pwm->hwpwm) & val) ? true : false; + + val = sun20i_pwm_readl(sun20i_chip, SUN20I_PWM_PERIOD(pwm->hwpwm)); + act_cycle = FIELD_GET(SUN20I_PWM_PERIOD_ACT_CYCLE, val); + + ent_cycle = FIELD_GET(SUN20I_PWM_PERIOD_ENTIRE_CYCLE, val); + + /* + * The duration of the active phase should not be longer + * than the duration of the period + */ + if (act_cycle > ent_cycle) + act_cycle = ent_cycle; + + /* + * We have act_cycle <= ent_cycle <= 0xffff, prescale_k <= 0x100, + * div_m <= 8. So the multiplication fits into an u64 without + * overflow. + */ + tmp = ((u64)(act_cycle) * prescale_k << div_m) * NSEC_PER_SEC; + state->duty_cycle = DIV_ROUND_UP_ULL(tmp, clk_rate); + tmp = ((u64)(ent_cycle) * prescale_k << div_m) * NSEC_PER_SEC; + state->period = DIV_ROUND_UP_ULL(tmp, clk_rate); + + return 0; +} + +static int sun20i_pwm_apply(struct pwm_chip *chip, struct pwm_device *pwm, + const struct pwm_state *state) +{ + struct sun20i_pwm_chip *sun20i_chip = to_sun20i_pwm_chip(chip); + u64 bus_rate, hosc_rate, val, ent_cycle, act_cycle; + u32 clk_gate, clk_cfg, pwm_en, ctl, reg_period; + u32 prescale_k, div_m; + bool use_bus_clk; + + pwm_en = sun20i_pwm_readl(sun20i_chip, SUN20I_PWM_ENABLE); + clk_gate = sun20i_pwm_readl(sun20i_chip, SUN20I_PWM_CLK_GATE); + + if (!state->enabled) { + if (state->enabled != pwm->state.enabled) { + clk_gate &= ~SUN20I_PWM_CLK_GATE_GATING(pwm->hwpwm); + pwm_en &= ~SUN20I_PWM_ENABLE_EN(pwm->hwpwm); + sun20i_pwm_writel(sun20i_chip, pwm_en, SUN20I_PWM_ENABLE); + sun20i_pwm_writel(sun20i_chip, clk_gate, SUN20I_PWM_CLK_GATE); + } + return 0; + } + + ctl = sun20i_pwm_readl(sun20i_chip, SUN20I_PWM_CTL(pwm->hwpwm)); + clk_cfg = sun20i_pwm_readl(sun20i_chip, SUN20I_PWM_CLK_CFG(pwm->hwpwm / 2)); + hosc_rate = clk_get_rate(sun20i_chip->clk_hosc); + bus_rate = clk_get_rate(sun20i_chip->clk_apb); + if (pwm_en & SUN20I_PWM_ENABLE_EN(pwm->hwpwm ^ 1)) { + /* If the neighbor channel is enabled, use the current clock settings */ + use_bus_clk = FIELD_GET(SUN20I_PWM_CLK_CFG_SRC, clk_cfg) != 0; + val = mul_u64_u64_div_u64(state->period, + (use_bus_clk ? bus_rate : hosc_rate), + NSEC_PER_SEC); + + div_m = FIELD_GET(SUN20I_PWM_CLK_CFG_DIV_M, clk_cfg); + } else { + /* + * Select the clock source based on the period. + * Since bus_rate > hosc_rate, which means bus_rate + * can provide a higher frequency than hosc_rate. + */ + use_bus_clk = false; + val = mul_u64_u64_div_u64(state->period, hosc_rate, NSEC_PER_SEC); + /* + * If the calculated value is ≤ 1, the period is too short + * for proper PWM operation + */ + if (val <= 1) { + use_bus_clk = true; + val = mul_u64_u64_div_u64(state->period, bus_rate, NSEC_PER_SEC); + if (val <= 1) + return -EINVAL; + } + div_m = fls(DIV_ROUND_DOWN_ULL(val, SUN20I_PWM_MAGIC)); + if (div_m > SUN20I_PWM_CLK_DIV_M_MAX) + return -EINVAL; + + /* Set up the CLK_DIV_M and clock CLK_SRC */ + clk_cfg = FIELD_PREP(SUN20I_PWM_CLK_CFG_DIV_M, div_m); + clk_cfg |= FIELD_PREP(SUN20I_PWM_CLK_CFG_SRC, use_bus_clk); + + sun20i_pwm_writel(sun20i_chip, clk_cfg, SUN20I_PWM_CLK_CFG(pwm->hwpwm / 2)); + } + + /* Calculate prescale_k and determine the number of cycles for a full PWM period */ + ent_cycle = val >> div_m; + prescale_k = DIV_ROUND_DOWN_ULL(ent_cycle, SUN20I_PWM_DIV_CONST); + if (prescale_k > SUN20I_PWM_CTL_PRESCAL_K_MAX) + prescale_k = SUN20I_PWM_CTL_PRESCAL_K_MAX; + + do_div(ent_cycle, prescale_k + 1); + + /* ent_cycle must not be zero */ + if (ent_cycle == 0) + return -EINVAL; + + /* For N cycles, PPRx.PWM_ENTIRE_CYCLE = (N-1) */ + reg_period = FIELD_PREP(SUN20I_PWM_PERIOD_ENTIRE_CYCLE, ent_cycle - 1); + + /* Calculate the active cycles (duty cycle) */ + val = mul_u64_u64_div_u64(state->duty_cycle, + (use_bus_clk ? bus_rate : hosc_rate), + NSEC_PER_SEC); + act_cycle = val >> div_m; + do_div(act_cycle, prescale_k + 1); + + /* + * The formula of the output period and the duty-cycle for PWM are as follows. + * T period = PWM0_PRESCALE_K / PWM01_CLK * (PPR0.PWM_ENTIRE_CYCLE + 1) + * T high-level = PWM0_PRESCALE_K / PWM01_CLK * PPR0.PWM_ACT_CYCLE + * Duty-cycle = T high-level / T period + */ + reg_period |= FIELD_PREP(SUN20I_PWM_PERIOD_ACT_CYCLE, act_cycle); + sun20i_pwm_writel(sun20i_chip, reg_period, SUN20I_PWM_PERIOD(pwm->hwpwm)); + + ctl = FIELD_PREP(SUN20I_PWM_CTL_PRESCAL_K, prescale_k); + if (state->polarity == PWM_POLARITY_NORMAL) + ctl |= SUN20I_PWM_CTL_ACT_STA; + + sun20i_pwm_writel(sun20i_chip, ctl, SUN20I_PWM_CTL(pwm->hwpwm)); + + if (state->enabled != pwm->state.enabled) { + clk_gate &= ~SUN20I_PWM_CLK_GATE_BYPASS(pwm->hwpwm); + clk_gate |= SUN20I_PWM_CLK_GATE_GATING(pwm->hwpwm); + pwm_en |= SUN20I_PWM_ENABLE_EN(pwm->hwpwm); + sun20i_pwm_writel(sun20i_chip, pwm_en, SUN20I_PWM_ENABLE); + sun20i_pwm_writel(sun20i_chip, clk_gate, SUN20I_PWM_CLK_GATE); + } + + return 0; +} + +static const struct pwm_ops sun20i_pwm_ops = { + .apply = sun20i_pwm_apply, + .get_state = sun20i_pwm_get_state, +}; + +static const struct of_device_id sun20i_pwm_dt_ids[] = { + { .compatible = "allwinner,sun20i-d1-pwm" }, + { } +}; +MODULE_DEVICE_TABLE(of, sun20i_pwm_dt_ids); + +static int sun20i_pwm_probe(struct platform_device *pdev) +{ + struct pwm_chip *chip; + struct sun20i_pwm_chip *sun20i_chip; + struct clk *clk_bus; + struct reset_control *rst; + u32 npwm; + int ret; + + ret = of_property_read_u32(pdev->dev.of_node, "allwinner,npwms", &npwm); + if (ret < 0) + npwm = 8; /* Default value */ + + if (npwm > 16) { + dev_info(&pdev->dev, "Limiting number of PWM lines from %u to 16", npwm); + npwm = 16; + } + + chip = devm_pwmchip_alloc(&pdev->dev, npwm, sizeof(*sun20i_chip)); + if (IS_ERR(chip)) + return PTR_ERR(chip); + sun20i_chip = to_sun20i_pwm_chip(chip); + + sun20i_chip->base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(sun20i_chip->base)) + return PTR_ERR(sun20i_chip->base); + + clk_bus = devm_clk_get_enabled(&pdev->dev, "bus"); + if (IS_ERR(clk_bus)) + return dev_err_probe(&pdev->dev, PTR_ERR(clk_bus), + "Failed to get bus clock\n"); + + sun20i_chip->clk_hosc = devm_clk_get_enabled(&pdev->dev, "hosc"); + if (IS_ERR(sun20i_chip->clk_hosc)) + return dev_err_probe(&pdev->dev, PTR_ERR(sun20i_chip->clk_hosc), + "Failed to get hosc clock\n"); + + ret = devm_clk_rate_exclusive_get(&pdev->dev, sun20i_chip->clk_hosc); + if (ret) + return dev_err_probe(&pdev->dev, ret, + "Failed to get hosc exclusive rate\n"); + + sun20i_chip->clk_apb = devm_clk_get_enabled(&pdev->dev, "apb"); + if (IS_ERR(sun20i_chip->clk_apb)) + return dev_err_probe(&pdev->dev, PTR_ERR(sun20i_chip->clk_apb), + "Failed to get apb clock\n"); + + ret = devm_clk_rate_exclusive_get(&pdev->dev, sun20i_chip->clk_apb); + if (ret) + return dev_err_probe(&pdev->dev, ret, + "Failed to get apb exclusive rate\n"); + + if (clk_get_rate(sun20i_chip->clk_apb) <= clk_get_rate(sun20i_chip->clk_hosc)) + dev_info(&pdev->dev, "APB clock must be greater than hosc clock"); + + rst = devm_reset_control_get_exclusive_deasserted(&pdev->dev, NULL); + if (IS_ERR(rst)) + return dev_err_probe(&pdev->dev, PTR_ERR(rst), + "Failed to get reset control\n"); + + chip->ops = &sun20i_pwm_ops; + + ret = devm_pwmchip_add(&pdev->dev, chip); + if (ret < 0) + return dev_err_probe(&pdev->dev, ret, "Failed to add PWM chip\n"); + + return 0; +} + +static struct platform_driver sun20i_pwm_driver = { + .driver = { + .name = "sun20i-pwm", + .of_match_table = sun20i_pwm_dt_ids, + }, + .probe = sun20i_pwm_probe, +}; +module_platform_driver(sun20i_pwm_driver); + +MODULE_AUTHOR("Aleksandr Shubin "); +MODULE_DESCRIPTION("Allwinner sun20i PWM driver"); +MODULE_LICENSE("GPL"); -- 2.25.1 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 28B3BC369D1 for ; Sun, 27 Apr 2025 14:31:19 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=C2Ic025vn2GUKIH6UJYTyIWmAuz1t+jAL7KD1IVvBEo=; b=CHYz9B/GOrVlrC Br3GOVBdGlA9BttweK6dTwE+FFOlE7bWB2AYDvmXjyr/SxFt4hcPPRxlcHJDjmmlXOYgzEcPUDTVD kbjBTU2Db+l7frZkAcw2kfLP+v5e8W0BmXA6RAT72EtnNXBxggm0/WA0hcgwEnkdmcfb26LbvC9XF dfV8ffnLJT99BegETRQFgyggGXWM1QwwzBh7iu5g12k7KNMp7fL0h//Si4zCsaTl0ztmBMY792KPf dbIOugAYxvGZrF99HrTgsGp34DnZojABi10Mcos9PbIbl6C4db4AVQy+kWtT4cCDI3cxQ4a1smiQN pBVRJrXsD3eDIAWQpJWw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux)) id 1u932I-00000003fUh-01XG; Sun, 27 Apr 2025 14:31:14 +0000 Received: from mail-lj1-x236.google.com ([2a00:1450:4864:20::236]) by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux)) id 1u92wh-00000003ek5-25po; Sun, 27 Apr 2025 14:25:28 +0000 Received: by mail-lj1-x236.google.com with SMTP id 38308e7fff4ca-30db1bc464dso40735691fa.0; Sun, 27 Apr 2025 07:25:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1745763926; x=1746368726; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8GzEe4YiPMqRsswmvE8nr5qcErZuck09XEHOMIdU+Zo=; b=aw6KOCM7ShPXrQuWh+t8uZdw5GGmZ+AN+pArJKcAh+0o5DX76uI8UMofM8oRvlUogx bV/1B6gWK27nz7XzSMe6dYistjTbg2vwsc3oK+CIYIzkNqruDIrZhi70fg2zmtUDb4M4 YQVqepkw6+uSl/NCESoKakYpYcZfP+k1cR9VLlJkX6is6yDxCGogPXht5NdsvUfZPX55 +ilRVhh3g9W+wfQU7b7StTB3+MunXf/eXbUwcJF9fYET0UxkccfRgBJtPIL9hjw6fA52 +hERU4mLHwOcEaTA3Fu+IQtlfppFo6L/smc8XFJbp0Qa4bKqtXiPDyM+6ctxTXIbLY4E uIww== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745763926; x=1746368726; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8GzEe4YiPMqRsswmvE8nr5qcErZuck09XEHOMIdU+Zo=; b=HWRjHbt5T7D//LUZhogdKEtpkzmC7Hk8N2oGo0vFrjPDm2OAcGayEh8tbpD25wV/D7 yFAtWEm4eTkkeLEU2ng5DAXUt/iONriI4fhL3HdiTqhrugyb9bvX5LbveNeYovdrCS/9 VujXMck/0BRUDADSfYTeAH9cJBaP6VskhtoQGjmOSsFiJvMHew7R9KzhSEtBXCO0QRYx V2OEpJ+aGexWwP2Dkwzd9OoDlwNpIF/4t+qo9gd0fKVjLS+tI8gRKZixubOwG2lYl31m EdMEncGUnw3WgUa2VJBMUWj/KxDXx1XEE9C940Q5JcyRSSngV+Hvk2Ae5EsnN3P9VtbX ScJg== X-Forwarded-Encrypted: i=1; AJvYcCV0rl4hZ2N1GKPUVUpdTSEgMqt3g42PljJYvLGH9+oUujl+JcBq70NDddGp1krPXqAWZE2djvRrrFfFqoQ=@lists.infradead.org, AJvYcCV3npq65VHw0BKQkVvBRPzF6cZP9ENSgqEO8ytNiVD8dtZ3mhgN0iqvcHYMhZmWUS4l++uBSEstOo9/d5mfmOA3@lists.infradead.org X-Gm-Message-State: AOJu0YyUffh/4bql3GnMsuBjRGvfy7lcKNYenMcByyT516zU349pJi2W zbE48w2MmXqA57qfS9linU/R+30NNdoQSuFulC/wu7+046LibNs= X-Gm-Gg: ASbGncuksusfK2pJsysq+xA6qJZ64WJ3RZC9OpgTl73Ax0gGukA6t1jYhjvfrf0RDy/ Bpf/3KnTCTVPz0QBFIKfXCi02bLJa9c4ACOF4D80IEyYHOAXNWipfjqn9pMJBI47OB4b+ZKbdXh VxtUGaugd4ndmgOvz2uNII0oYR3EsnzLex0dQgrSd8CexTRxxq5GdDsfbI6K48yEu2Nrp9wXg1R pWDRepCOP6HCaZtcov0y0gBYVbS/q6MIkvtgRpb/Hid//EEAgOiiB/hgnKFhZAsy14G6bfio2Sr cQ6SFCs3FM9uIklHQAL8JnE7J1g0uYY64WeeA+eQQsvxXfkmEQ4j5X8b X-Google-Smtp-Source: AGHT+IH4FB3aq395wzXxmINJMdYxBYu26wok5HnDsUwCT6VNV3XuZqiQ5mJmESpuRXReLhEDUiN9cA== X-Received: by 2002:a05:651c:1509:b0:310:856b:6862 with SMTP id 38308e7fff4ca-3190644d8famr27286381fa.12.1745763925616; Sun, 27 Apr 2025 07:25:25 -0700 (PDT) Received: from localhost.localdomain ([178.176.177.108]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-317cfb482b1sm17659191fa.29.2025.04.27.07.25.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 27 Apr 2025 07:25:25 -0700 (PDT) From: Aleksandr Shubin To: linux-kernel@vger.kernel.org Cc: Aleksandr Shubin , Brandon Cheo Fusi , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Philipp Zabel , linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-riscv@lists.infradead.org Subject: [PATCH v12 2/3] pwm: Add Allwinner's D1/T113-S3/R329 SoCs PWM support Date: Sun, 27 Apr 2025 17:24:54 +0300 Message-Id: <20250427142500.151925-3-privatesub2@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250427142500.151925-1-privatesub2@gmail.com> References: <20250427142500.151925-1-privatesub2@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250427_072527_716832_3B1F0139 X-CRM114-Status: GOOD ( 31.03 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org QWxsd2lubmVyJ3MgRDEsIFQxMTMtUzMgYW5kIFIzMjkgU29DcyBoYXZlIGEgcXVpdGUgZGlmZmVy ZW50IFBXTQpjb250cm9sbGVycyB3aXRoIG9uZXMgc3VwcG9ydGVkIGJ5IHB3bS1zdW40aSBkcml2 ZXIuCgpUaGlzIHBhdGNoIGFkZHMgYSBQV00gY29udHJvbGxlciBkcml2ZXIgZm9yIEFsbHdpbm5l cidzIEQxLApUMTEzLVMzIGFuZCBSMzI5IFNvQ3MuIFRoZSBtYWluIGRpZmZlcmVuY2UgYmV0d2Vl biB0aGVzZSBTb0NzCmlzIHRoZSBudW1iZXIgb2YgY2hhbm5lbHMgZGVmaW5lZCBieSB0aGUgRFQg cHJvcGVydHkuCgpDby1kZXZlbG9wZWQtYnk6IEJyYW5kb24gQ2hlbyBGdXNpIDxmdXNpYnJhbmRv bjEzQGdtYWlsLmNvbT4KU2lnbmVkLW9mZi1ieTogQnJhbmRvbiBDaGVvIEZ1c2kgPGZ1c2licmFu ZG9uMTNAZ21haWwuY29tPgpTaWduZWQtb2ZmLWJ5OiBBbGVrc2FuZHIgU2h1YmluIDxwcml2YXRl c3ViMkBnbWFpbC5jb20+Ci0tLQogZHJpdmVycy9wd20vS2NvbmZpZyAgICAgIHwgIDEwICsrCiBk cml2ZXJzL3B3bS9NYWtlZmlsZSAgICAgfCAgIDEgKwogZHJpdmVycy9wd20vcHdtLXN1bjIwaS5j IHwgMzc5ICsrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKwogMyBmaWxlcyBj aGFuZ2VkLCAzOTAgaW5zZXJ0aW9ucygrKQogY3JlYXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMvcHdt L3B3bS1zdW4yMGkuYwoKZGlmZiAtLWdpdCBhL2RyaXZlcnMvcHdtL0tjb25maWcgYi9kcml2ZXJz L3B3bS9LY29uZmlnCmluZGV4IDQ3MzFkNWI5MGQ3ZS4uMjMwYTU1NjEzODViIDEwMDY0NAotLS0g YS9kcml2ZXJzL3B3bS9LY29uZmlnCisrKyBiL2RyaXZlcnMvcHdtL0tjb25maWcKQEAgLTY2Miw2 ICs2NjIsMTYgQEAgY29uZmlnIFBXTV9TVU40SQogCSAgVG8gY29tcGlsZSB0aGlzIGRyaXZlciBh cyBhIG1vZHVsZSwgY2hvb3NlIE0gaGVyZTogdGhlIG1vZHVsZQogCSAgd2lsbCBiZSBjYWxsZWQg cHdtLXN1bjRpLgogCitjb25maWcgUFdNX1NVTjIwSQorCXRyaXN0YXRlICJBbGx3aW5uZXIgRDEv VDExM3MvUjMyOSBQV00gc3VwcG9ydCIKKwlkZXBlbmRzIG9uIEFSQ0hfU1VOWEkgfHwgQ09NUElM RV9URVNUCisJZGVwZW5kcyBvbiBDT01NT05fQ0xLCisJaGVscAorCSAgR2VuZXJpYyBQV00gZnJh bWV3b3JrIGRyaXZlciBmb3IgQWxsd2lubmVyIEQxL1QxMTNzL1IzMjkgU29Dcy4KKworCSAgVG8g Y29tcGlsZSB0aGlzIGRyaXZlciBhcyBhIG1vZHVsZSwgY2hvb3NlIE0gaGVyZTogdGhlIG1vZHVs ZQorCSAgd2lsbCBiZSBjYWxsZWQgcHdtLXN1bjIwaS4KKwogY29uZmlnIFBXTV9TVU5QTFVTCiAJ dHJpc3RhdGUgIlN1bnBsdXMgUFdNIHN1cHBvcnQiCiAJZGVwZW5kcyBvbiBBUkNIX1NVTlBMVVMg fHwgQ09NUElMRV9URVNUCmRpZmYgLS1naXQgYS9kcml2ZXJzL3B3bS9NYWtlZmlsZSBiL2RyaXZl cnMvcHdtL01ha2VmaWxlCmluZGV4IDUzOWUwZGVmM2Y4Mi4uZWY3NTE1ZDJmOTc0IDEwMDY0NAot LS0gYS9kcml2ZXJzL3B3bS9NYWtlZmlsZQorKysgYi9kcml2ZXJzL3B3bS9NYWtlZmlsZQpAQCAt NjEsNiArNjEsNyBAQCBvYmotJChDT05GSUdfUFdNX1NUTTMyKQkJKz0gcHdtLXN0bTMyLm8KIG9i ai0kKENPTkZJR19QV01fU1RNMzJfTFApCSs9IHB3bS1zdG0zMi1scC5vCiBvYmotJChDT05GSUdf UFdNX1NUTVBFKQkJKz0gcHdtLXN0bXBlLm8KIG9iai0kKENPTkZJR19QV01fU1VONEkpCQkrPSBw d20tc3VuNGkubworb2JqLSQoQ09ORklHX1BXTV9TVU4yMEkpCSs9IHB3bS1zdW4yMGkubwogb2Jq LSQoQ09ORklHX1BXTV9TVU5QTFVTKQkrPSBwd20tc3VucGx1cy5vCiBvYmotJChDT05GSUdfUFdN X1RFR1JBKQkJKz0gcHdtLXRlZ3JhLm8KIG9iai0kKENPTkZJR19QV01fVElFQ0FQKQkrPSBwd20t dGllY2FwLm8KZGlmZiAtLWdpdCBhL2RyaXZlcnMvcHdtL3B3bS1zdW4yMGkuYyBiL2RyaXZlcnMv cHdtL3B3bS1zdW4yMGkuYwpuZXcgZmlsZSBtb2RlIDEwMDY0NAppbmRleCAwMDAwMDAwMDAwMDAu LjIyNDg2NjE3ZjFlZgotLS0gL2Rldi9udWxsCisrKyBiL2RyaXZlcnMvcHdtL3B3bS1zdW4yMGku YwpAQCAtMCwwICsxLDM3OSBAQAorLy8gU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IEdQTC0yLjAK Ky8qCisgKiBQV00gQ29udHJvbGxlciBEcml2ZXIgZm9yIHN1bnhpIHBsYXRmb3JtcyAoRDEsIFQx MTMtUzMgYW5kIFIzMjkpCisgKgorICogTGltaXRhdGlvbnM6CisgKiAtIFdoZW4gdGhlIHBhcmFt ZXRlcnMgY2hhbmdlLCB0aGUgY3VycmVudCBydW5uaW5nIHBlcmlvZCBpcyBub3QgY29tcGxldGVk CisgKiAgIGFuZCBuZXcgc2V0dGluZ3MgYXJlIGFwcGxpZWQgaW1tZWRpYXRlbHkuCisgKiAtIFRo ZSBQV00gb3V0cHV0IGdvZXMgdG8gYSBISUdILVogc3RhdGUgd2hlbiB0aGUgY2hhbm5lbCBpcyBk aXNhYmxlZC4KKyAqIC0gQ2hhbmdpbmcgdGhlIGNsb2NrIGNvbmZpZ3VyYXRpb24gKFNVTjIwSV9Q V01fQ0xLX0NGRykKKyAqICAgbWF5IGNhdXNlIGEgYnJpZWYgb3V0cHV0IGdsaXRjaC4KKyAqCisg KiBDb3B5cmlnaHQgKGMpIDIwMjMgQWxla3NhbmRyIFNodWJpbiA8cHJpdmF0ZXN1YjJAZ21haWwu Y29tPgorICovCisKKyNpbmNsdWRlIDxsaW51eC9iaXRmaWVsZC5oPgorI2luY2x1ZGUgPGxpbnV4 L2Nsay5oPgorI2luY2x1ZGUgPGxpbnV4L2Vyci5oPgorI2luY2x1ZGUgPGxpbnV4L2lvLmg+Cisj aW5jbHVkZSA8bGludXgvbW9kdWxlLmg+CisjaW5jbHVkZSA8bGludXgvb2YuaD4KKyNpbmNsdWRl IDxsaW51eC9wbGF0Zm9ybV9kZXZpY2UuaD4KKyNpbmNsdWRlIDxsaW51eC9wd20uaD4KKyNpbmNs dWRlIDxsaW51eC9yZXNldC5oPgorCisjZGVmaW5lIFNVTjIwSV9QV01fQ0xLX0NGRyhwYWlyKQkJ KDB4MjAgKyAoKHBhaXIpICogMHg0KSkKKyNkZWZpbmUgU1VOMjBJX1BXTV9DTEtfQ0ZHX1NSQwkJ CUdFTk1BU0soOCwgNykKKyNkZWZpbmUgU1VOMjBJX1BXTV9DTEtfQ0ZHX0RJVl9NCQlHRU5NQVNL KDMsIDApCisjZGVmaW5lIFNVTjIwSV9QV01fQ0xLX0RJVl9NX01BWAkJOAorCisjZGVmaW5lIFNV TjIwSV9QV01fQ0xLX0dBVEUJCQkweDQwCisjZGVmaW5lIFNVTjIwSV9QV01fQ0xLX0dBVEVfQllQ QVNTKGNoYW4pCUJJVCgoY2hhbikgKyAxNikKKyNkZWZpbmUgU1VOMjBJX1BXTV9DTEtfR0FURV9H QVRJTkcoY2hhbikJQklUKGNoYW4pCisKKyNkZWZpbmUgU1VOMjBJX1BXTV9FTkFCTEUJCQkweDgw CisjZGVmaW5lIFNVTjIwSV9QV01fRU5BQkxFX0VOKGNoYW4pCQlCSVQoY2hhbikKKworI2RlZmlu ZSBTVU4yMElfUFdNX0NUTChjaGFuKQkJCSgweDEwMCArIChjaGFuKSAqIDB4MjApCisjZGVmaW5l IFNVTjIwSV9QV01fQ1RMX0FDVF9TVEEJCQlCSVQoOCkKKyNkZWZpbmUgU1VOMjBJX1BXTV9DVExf UFJFU0NBTF9LCQlHRU5NQVNLKDcsIDApCisjZGVmaW5lIFNVTjIwSV9QV01fQ1RMX1BSRVNDQUxf S19NQVgJCWZpZWxkX21heChTVU4yMElfUFdNX0NUTF9QUkVTQ0FMX0spCisKKyNkZWZpbmUgU1VO MjBJX1BXTV9QRVJJT0QoY2hhbikJCQkoMHgxMDQgKyAoY2hhbikgKiAweDIwKQorI2RlZmluZSBT VU4yMElfUFdNX1BFUklPRF9FTlRJUkVfQ1lDTEUJCUdFTk1BU0soMzEsIDE2KQorI2RlZmluZSBT VU4yMElfUFdNX1BFUklPRF9BQ1RfQ1lDTEUJCUdFTk1BU0soMTUsIDApCisKKyNkZWZpbmUgU1VO MjBJX1BXTV9QQ05UUl9TSVpFCQkJQklUKDE2KQorCisvKgorICogU1VOMjBJX1BXTV9NQUdJQyBp cyB1c2VkIHRvIHF1aWNrbHkgY29tcHV0ZSB0aGUgdmFsdWVzIG9mIHRoZSBjbG9jayBkaXZpZGVy cworICogZGl2X20gKFNVTjIwSV9QV01fQ0xLX0NGR19ESVZfTSkgJiBwcmVzY2FsZV9rIChTVU4y MElfUFdNX0NUTF9QUkVTQ0FMX0spCisgKiB3aXRob3V0IHVzaW5nIGEgbG9vcC4gVGhlc2UgZGl2 aWRlcnMgbGltaXQgdGhlICMgb2YgY3ljbGVzIGluIGEgcGVyaW9kCisgKiB0byBTVU4yMElfUFdN X1BDTlRSX1NJWkUgKDY1NTM2KSBieSBhcHBseWluZyBhIHNjYWxpbmcgZmFjdG9yIG9mCisgKiAx LyhkaXZfbSAqIChwcmVzY2FsZV9rICsgMSkpIHRvIHRoZSBjbG9jayBzb3VyY2UuCisgKgorICog U1VOMjBJX1BXTV9NQUdJQyBpcyBkZXJpdmVkIGJ5IHNvbHZpbmcgZm9yIGRpdl9tIGFuZCBwcmVz Y2FsZV9rCisgKiBzdWNoIHRoYXQgZm9yIGEgZ2l2ZW4gcmVxdWVzdGVkIHBlcmlvZCwKKyAqCisg KiBpKSBkaXZfbSBpcyBtaW5pbWl6ZWQgZm9yIGFueSBwcmVzY2FsZV9rIOKJpCBTVU4yMElfUFdN X0NUTF9QUkVTQ0FMX0tfTUFYLAorICogaWkpIHByZXNjYWxlX2sgaXMgbWluaW1pemVkLgorICoK KyAqIFRoZSBkZXJpdmF0aW9uIHByb2NlZWRzIGFzIGZvbGxvd3MsIHdpdGggdmFsID0gIyBvZiBj eWNsZXMgZm9yIHJlcXVlc3RlZAorICogcGVyaW9kOgorICoKKyAqIGZvciBhIGdpdmVuIHZhbHVl IG9mIGRpdl9tIHdlIHdhbnQgdGhlIHNtYWxsZXN0IHByZXNjYWxlX2sgc3VjaCB0aGF0CisgKgor ICogKHZhbCA+PiBkaXZfbSkgLy8gKHByZXNjYWxlX2sgKyAxKSDiiaQgNjU1MzYgKD0gU1VOMjBJ X1BXTV9QQ05UUl9TSVpFKQorICoKKyAqIFRoaXMgaXMgZXF1aXZhbGVudCB0bzoKKyAqCisgKiAo dmFsID4+IGRpdl9tKSDiiaQgNjU1MzYgKiAocHJlc2NhbGVfayArIDEpICsgcHJlc2NhbGVfawor ICog4p+6ICh2YWwgPj4gZGl2X20pIOKJpCA2NTUzNyAqIHByZXNjYWxlX2sgKyA2NTUzNgorICog 4p+6ICh2YWwgPj4gZGl2X20pIC0gNjU1MzYg4omkIDY1NTM3ICogcHJlc2NhbGVfaworICog4p+6 ICgodmFsID4+IGRpdl9tKSAtIDY1NTM2KSAvIDY1NTM3IOKJpCBwcmVzY2FsZV9rCisgKgorICog QXMgcHJlc2NhbGVfayBpcyBpbnRlZ2VyLCB0aGlzIGJlY29tZXMKKyAqCisgKiAoKHZhbCA+PiBk aXZfbSkgLSA2NTUzNikgLy8gNjU1Mzcg4omkIHByZXNjYWxlX2sKKyAqCisgKiBBbmQgaXMgbWlu aW1pemVkIGF0CisgKgorICogKCh2YWwgPj4gZGl2X20pIC0gNjU1MzYpIC8vIDY1NTM3CisgKgor ICogTm93IHdlIHBpY2sgdGhlIHNtYWxsZXN0IGRpdl9tIHRoYXQgc2F0aWZpZXMgcHJlc2NhbGVf ayDiiaQgMjU1CisgKiAoaS5lIFNVTjIwSV9QV01fQ1RMX1BSRVNDQUxfS19NQVgpLAorICoKKyAq ICgodmFsID4+IGRpdl9tKSAtIDY1NTM2KSAvLyA2NTUzNyDiiaQgMjU1CisgKiDin7ogKHZhbCA+ PiBkaXZfbSkgLSA2NTUzNiDiiaQgMjU1ICogNjU1MzcgKyA2NTUzNgorICog4p+6IHZhbCA+PiBk aXZfbSDiiaQgMjU1ICogNjU1MzcgKyAyICogNjU1MzYKKyAqIOKfuiB2YWwgPj4gZGl2X20gPCAo MjU1ICogNjU1MzcgKyAyICogNjU1MzYgKyAxKQorICog4p+6IGRpdl9tID0gZmxzKCh2YWwpIC8g KDI1NSAqIDY1NTM3ICsgMiAqIDY1NTM2ICsgMSkpCisgKgorICogU3VnZ2VzdGVkIGJ5IFV3ZSBL bGVpbmUtS8O2bmlnCisgKi8KKyNkZWZpbmUgU1VOMjBJX1BXTV9NQUdJQwkJCSgyNTUgKiA2NTUz NyArIDIgKiA2NTUzNiArIDEpCisjZGVmaW5lIFNVTjIwSV9QV01fRElWX0NPTlNUCQkJNjU1MzcK Kworc3RydWN0IHN1bjIwaV9wd21fY2hpcCB7CisJc3RydWN0IGNsayAqY2xrX2hvc2MsICpjbGtf YXBiOworCXZvaWQgX19pb21lbSAqYmFzZTsKK307CisKK3N0YXRpYyBpbmxpbmUgc3RydWN0IHN1 bjIwaV9wd21fY2hpcCAqdG9fc3VuMjBpX3B3bV9jaGlwKHN0cnVjdCBwd21fY2hpcCAqY2hpcCkK K3sKKwlyZXR1cm4gcHdtY2hpcF9nZXRfZHJ2ZGF0YShjaGlwKTsKK30KKworc3RhdGljIGlubGlu ZSB1MzIgc3VuMjBpX3B3bV9yZWFkbChzdHJ1Y3Qgc3VuMjBpX3B3bV9jaGlwICpjaGlwLAorCQkJ CSAgIHVuc2lnbmVkIGxvbmcgb2Zmc2V0KQoreworCXJldHVybiByZWFkbChjaGlwLT5iYXNlICsg b2Zmc2V0KTsKK30KKworc3RhdGljIGlubGluZSB2b2lkIHN1bjIwaV9wd21fd3JpdGVsKHN0cnVj dCBzdW4yMGlfcHdtX2NoaXAgKmNoaXAsCisJCQkJICAgICB1MzIgdmFsLCB1bnNpZ25lZCBsb25n IG9mZnNldCkKK3sKKwl3cml0ZWwodmFsLCBjaGlwLT5iYXNlICsgb2Zmc2V0KTsKK30KKworc3Rh dGljIGludCBzdW4yMGlfcHdtX2dldF9zdGF0ZShzdHJ1Y3QgcHdtX2NoaXAgKmNoaXAsCisJCQkJ c3RydWN0IHB3bV9kZXZpY2UgKnB3bSwKKwkJCQlzdHJ1Y3QgcHdtX3N0YXRlICpzdGF0ZSkKK3sK KwlzdHJ1Y3Qgc3VuMjBpX3B3bV9jaGlwICpzdW4yMGlfY2hpcCA9IHRvX3N1bjIwaV9wd21fY2hp cChjaGlwKTsKKwl1MTYgZW50X2N5Y2xlLCBhY3RfY3ljbGUsIHByZXNjYWxlX2s7CisJdTY0IGNs a19yYXRlLCB0bXA7CisJdTggZGl2X207CisJdTMyIHZhbDsKKworCXZhbCA9IHN1bjIwaV9wd21f cmVhZGwoc3VuMjBpX2NoaXAsIFNVTjIwSV9QV01fQ0xLX0NGRyhwd20tPmh3cHdtIC8gMikpOwor CWRpdl9tID0gRklFTERfR0VUKFNVTjIwSV9QV01fQ0xLX0NGR19ESVZfTSwgdmFsKTsKKwlpZiAo ZGl2X20gPiBTVU4yMElfUFdNX0NMS19ESVZfTV9NQVgpCisJCWRpdl9tID0gU1VOMjBJX1BXTV9D TEtfRElWX01fTUFYOworCisJLyoKKwkgKiBJZiBDTEtfQ0ZHX1NSQyBpcyAwLCB1c2UgdGhlIGhv c2MgY2xvY2s7CisJICogb3RoZXJ3aXNlIChhbnkgbm9uemVybyB2YWx1ZSkgdXNlIHRoZSBBUEIg Y2xvY2suCisJICovCisJaWYgKEZJRUxEX0dFVChTVU4yMElfUFdNX0NMS19DRkdfU1JDLCB2YWwp ID09IDApCisJCWNsa19yYXRlID0gY2xrX2dldF9yYXRlKHN1bjIwaV9jaGlwLT5jbGtfaG9zYyk7 CisJZWxzZQorCQljbGtfcmF0ZSA9IGNsa19nZXRfcmF0ZShzdW4yMGlfY2hpcC0+Y2xrX2FwYik7 CisKKwl2YWwgPSBzdW4yMGlfcHdtX3JlYWRsKHN1bjIwaV9jaGlwLCBTVU4yMElfUFdNX0NUTChw d20tPmh3cHdtKSk7CisJc3RhdGUtPnBvbGFyaXR5ID0gKFNVTjIwSV9QV01fQ1RMX0FDVF9TVEEg JiB2YWwpID8KKwkJCSAgIFBXTV9QT0xBUklUWV9OT1JNQUwgOiBQV01fUE9MQVJJVFlfSU5WRVJT RUQ7CisKKwlwcmVzY2FsZV9rID0gRklFTERfR0VUKFNVTjIwSV9QV01fQ1RMX1BSRVNDQUxfSywg dmFsKSArIDE7CisKKwl2YWwgPSBzdW4yMGlfcHdtX3JlYWRsKHN1bjIwaV9jaGlwLCBTVU4yMElf UFdNX0VOQUJMRSk7CisJc3RhdGUtPmVuYWJsZWQgPSAoU1VOMjBJX1BXTV9FTkFCTEVfRU4ocHdt LT5od3B3bSkgJiB2YWwpID8gdHJ1ZSA6IGZhbHNlOworCisJdmFsID0gc3VuMjBpX3B3bV9yZWFk bChzdW4yMGlfY2hpcCwgU1VOMjBJX1BXTV9QRVJJT0QocHdtLT5od3B3bSkpOworCWFjdF9jeWNs ZSA9IEZJRUxEX0dFVChTVU4yMElfUFdNX1BFUklPRF9BQ1RfQ1lDTEUsIHZhbCk7CisKKwllbnRf Y3ljbGUgPSBGSUVMRF9HRVQoU1VOMjBJX1BXTV9QRVJJT0RfRU5USVJFX0NZQ0xFLCB2YWwpOwor CisJLyoKKwkgKiBUaGUgZHVyYXRpb24gb2YgdGhlIGFjdGl2ZSBwaGFzZSBzaG91bGQgbm90IGJl IGxvbmdlcgorCSAqIHRoYW4gdGhlIGR1cmF0aW9uIG9mIHRoZSBwZXJpb2QKKwkgKi8KKwlpZiAo YWN0X2N5Y2xlID4gZW50X2N5Y2xlKQorCQlhY3RfY3ljbGUgPSBlbnRfY3ljbGU7CisKKwkvKgor CSAqIFdlIGhhdmUgYWN0X2N5Y2xlIDw9IGVudF9jeWNsZSA8PSAweGZmZmYsIHByZXNjYWxlX2sg PD0gMHgxMDAsCisJICogZGl2X20gPD0gOC4gU28gdGhlIG11bHRpcGxpY2F0aW9uIGZpdHMgaW50 byBhbiB1NjQgd2l0aG91dAorCSAqIG92ZXJmbG93LgorCSAqLworCXRtcCA9ICgodTY0KShhY3Rf Y3ljbGUpICogcHJlc2NhbGVfayA8PCBkaXZfbSkgKiBOU0VDX1BFUl9TRUM7CisJc3RhdGUtPmR1 dHlfY3ljbGUgPSBESVZfUk9VTkRfVVBfVUxMKHRtcCwgY2xrX3JhdGUpOworCXRtcCA9ICgodTY0 KShlbnRfY3ljbGUpICogcHJlc2NhbGVfayA8PCBkaXZfbSkgKiBOU0VDX1BFUl9TRUM7CisJc3Rh dGUtPnBlcmlvZCA9IERJVl9ST1VORF9VUF9VTEwodG1wLCBjbGtfcmF0ZSk7CisKKwlyZXR1cm4g MDsKK30KKworc3RhdGljIGludCBzdW4yMGlfcHdtX2FwcGx5KHN0cnVjdCBwd21fY2hpcCAqY2hp cCwgc3RydWN0IHB3bV9kZXZpY2UgKnB3bSwKKwkJCSAgICBjb25zdCBzdHJ1Y3QgcHdtX3N0YXRl ICpzdGF0ZSkKK3sKKwlzdHJ1Y3Qgc3VuMjBpX3B3bV9jaGlwICpzdW4yMGlfY2hpcCA9IHRvX3N1 bjIwaV9wd21fY2hpcChjaGlwKTsKKwl1NjQgYnVzX3JhdGUsIGhvc2NfcmF0ZSwgdmFsLCBlbnRf Y3ljbGUsIGFjdF9jeWNsZTsKKwl1MzIgY2xrX2dhdGUsIGNsa19jZmcsIHB3bV9lbiwgY3RsLCBy ZWdfcGVyaW9kOworCXUzMiBwcmVzY2FsZV9rLCBkaXZfbTsKKwlib29sIHVzZV9idXNfY2xrOwor CisJcHdtX2VuID0gc3VuMjBpX3B3bV9yZWFkbChzdW4yMGlfY2hpcCwgU1VOMjBJX1BXTV9FTkFC TEUpOworCWNsa19nYXRlID0gc3VuMjBpX3B3bV9yZWFkbChzdW4yMGlfY2hpcCwgU1VOMjBJX1BX TV9DTEtfR0FURSk7CisKKwlpZiAoIXN0YXRlLT5lbmFibGVkKSB7CisJCWlmIChzdGF0ZS0+ZW5h YmxlZCAhPSBwd20tPnN0YXRlLmVuYWJsZWQpIHsKKwkJCWNsa19nYXRlICY9IH5TVU4yMElfUFdN X0NMS19HQVRFX0dBVElORyhwd20tPmh3cHdtKTsKKwkJCXB3bV9lbiAmPSB+U1VOMjBJX1BXTV9F TkFCTEVfRU4ocHdtLT5od3B3bSk7CisJCQlzdW4yMGlfcHdtX3dyaXRlbChzdW4yMGlfY2hpcCwg cHdtX2VuLCBTVU4yMElfUFdNX0VOQUJMRSk7CisJCQlzdW4yMGlfcHdtX3dyaXRlbChzdW4yMGlf Y2hpcCwgY2xrX2dhdGUsIFNVTjIwSV9QV01fQ0xLX0dBVEUpOworCQl9CisJCXJldHVybiAwOwor CX0KKworCWN0bCA9IHN1bjIwaV9wd21fcmVhZGwoc3VuMjBpX2NoaXAsIFNVTjIwSV9QV01fQ1RM KHB3bS0+aHdwd20pKTsKKwljbGtfY2ZnID0gc3VuMjBpX3B3bV9yZWFkbChzdW4yMGlfY2hpcCwg U1VOMjBJX1BXTV9DTEtfQ0ZHKHB3bS0+aHdwd20gLyAyKSk7CisJaG9zY19yYXRlID0gY2xrX2dl dF9yYXRlKHN1bjIwaV9jaGlwLT5jbGtfaG9zYyk7CisJYnVzX3JhdGUgPSBjbGtfZ2V0X3JhdGUo c3VuMjBpX2NoaXAtPmNsa19hcGIpOworCWlmIChwd21fZW4gJiBTVU4yMElfUFdNX0VOQUJMRV9F Tihwd20tPmh3cHdtIF4gMSkpIHsKKwkJLyogSWYgdGhlIG5laWdoYm9yIGNoYW5uZWwgaXMgZW5h YmxlZCwgdXNlIHRoZSBjdXJyZW50IGNsb2NrIHNldHRpbmdzICovCisJCXVzZV9idXNfY2xrID0g RklFTERfR0VUKFNVTjIwSV9QV01fQ0xLX0NGR19TUkMsIGNsa19jZmcpICE9IDA7CisJCXZhbCA9 IG11bF91NjRfdTY0X2Rpdl91NjQoc3RhdGUtPnBlcmlvZCwKKwkJCQkJICAodXNlX2J1c19jbGsg PyBidXNfcmF0ZSA6IGhvc2NfcmF0ZSksCisJCQkJCSAgTlNFQ19QRVJfU0VDKTsKKworCQlkaXZf bSA9IEZJRUxEX0dFVChTVU4yMElfUFdNX0NMS19DRkdfRElWX00sIGNsa19jZmcpOworCX0gZWxz ZSB7CisJCS8qCisJCSAqIFNlbGVjdCB0aGUgY2xvY2sgc291cmNlIGJhc2VkIG9uIHRoZSBwZXJp b2QuCisJCSAqIFNpbmNlIGJ1c19yYXRlID4gaG9zY19yYXRlLCB3aGljaCBtZWFucyBidXNfcmF0 ZQorCQkgKiBjYW4gcHJvdmlkZSBhIGhpZ2hlciBmcmVxdWVuY3kgdGhhbiBob3NjX3JhdGUuCisJ CSAqLworCQl1c2VfYnVzX2NsayA9IGZhbHNlOworCQl2YWwgPSBtdWxfdTY0X3U2NF9kaXZfdTY0 KHN0YXRlLT5wZXJpb2QsIGhvc2NfcmF0ZSwgTlNFQ19QRVJfU0VDKTsKKwkJLyoKKwkJICogSWYg dGhlIGNhbGN1bGF0ZWQgdmFsdWUgaXMg4omkIDEsIHRoZSBwZXJpb2QgaXMgdG9vIHNob3J0CisJ CSAqIGZvciBwcm9wZXIgUFdNIG9wZXJhdGlvbgorCQkgKi8KKwkJaWYgKHZhbCA8PSAxKSB7CisJ CQl1c2VfYnVzX2NsayA9IHRydWU7CisJCQl2YWwgPSBtdWxfdTY0X3U2NF9kaXZfdTY0KHN0YXRl LT5wZXJpb2QsIGJ1c19yYXRlLCBOU0VDX1BFUl9TRUMpOworCQkJaWYgKHZhbCA8PSAxKQorCQkJ CXJldHVybiAtRUlOVkFMOworCQl9CisJCWRpdl9tID0gZmxzKERJVl9ST1VORF9ET1dOX1VMTCh2 YWwsIFNVTjIwSV9QV01fTUFHSUMpKTsKKwkJaWYgKGRpdl9tID4gU1VOMjBJX1BXTV9DTEtfRElW X01fTUFYKQorCQkJcmV0dXJuIC1FSU5WQUw7CisKKwkJLyogU2V0IHVwIHRoZSBDTEtfRElWX00g YW5kIGNsb2NrIENMS19TUkMgKi8KKwkJY2xrX2NmZyA9IEZJRUxEX1BSRVAoU1VOMjBJX1BXTV9D TEtfQ0ZHX0RJVl9NLCBkaXZfbSk7CisJCWNsa19jZmcgfD0gRklFTERfUFJFUChTVU4yMElfUFdN X0NMS19DRkdfU1JDLCB1c2VfYnVzX2Nsayk7CisKKwkJc3VuMjBpX3B3bV93cml0ZWwoc3VuMjBp X2NoaXAsIGNsa19jZmcsIFNVTjIwSV9QV01fQ0xLX0NGRyhwd20tPmh3cHdtIC8gMikpOworCX0K KworCS8qIENhbGN1bGF0ZSBwcmVzY2FsZV9rIGFuZCBkZXRlcm1pbmUgdGhlIG51bWJlciBvZiBj eWNsZXMgZm9yIGEgZnVsbCBQV00gcGVyaW9kICovCisJZW50X2N5Y2xlID0gdmFsID4+IGRpdl9t OworCXByZXNjYWxlX2sgPSBESVZfUk9VTkRfRE9XTl9VTEwoZW50X2N5Y2xlLCBTVU4yMElfUFdN X0RJVl9DT05TVCk7CisJaWYgKHByZXNjYWxlX2sgPiBTVU4yMElfUFdNX0NUTF9QUkVTQ0FMX0tf TUFYKQorCQlwcmVzY2FsZV9rID0gU1VOMjBJX1BXTV9DVExfUFJFU0NBTF9LX01BWDsKKworCWRv X2RpdihlbnRfY3ljbGUsIHByZXNjYWxlX2sgKyAxKTsKKworCS8qIGVudF9jeWNsZSBtdXN0IG5v dCBiZSB6ZXJvICovCisJaWYgKGVudF9jeWNsZSA9PSAwKQorCQlyZXR1cm4gLUVJTlZBTDsKKwor CS8qIEZvciBOIGN5Y2xlcywgUFBSeC5QV01fRU5USVJFX0NZQ0xFID0gKE4tMSkgKi8KKwlyZWdf cGVyaW9kID0gRklFTERfUFJFUChTVU4yMElfUFdNX1BFUklPRF9FTlRJUkVfQ1lDTEUsIGVudF9j eWNsZSAtIDEpOworCisJLyogQ2FsY3VsYXRlIHRoZSBhY3RpdmUgY3ljbGVzIChkdXR5IGN5Y2xl KSAqLworCXZhbCA9IG11bF91NjRfdTY0X2Rpdl91NjQoc3RhdGUtPmR1dHlfY3ljbGUsCisJCQkJ ICAodXNlX2J1c19jbGsgPyBidXNfcmF0ZSA6IGhvc2NfcmF0ZSksCisJCQkJICBOU0VDX1BFUl9T RUMpOworCWFjdF9jeWNsZSA9IHZhbCA+PiBkaXZfbTsKKwlkb19kaXYoYWN0X2N5Y2xlLCBwcmVz Y2FsZV9rICsgMSk7CisKKwkvKgorCSAqIFRoZSBmb3JtdWxhIG9mIHRoZSBvdXRwdXQgcGVyaW9k IGFuZCB0aGUgZHV0eS1jeWNsZSBmb3IgUFdNIGFyZSBhcyBmb2xsb3dzLgorCSAqIFQgcGVyaW9k ID0gUFdNMF9QUkVTQ0FMRV9LIC8gUFdNMDFfQ0xLICogKFBQUjAuUFdNX0VOVElSRV9DWUNMRSAr IDEpCisJICogVCBoaWdoLWxldmVsID0gUFdNMF9QUkVTQ0FMRV9LIC8gUFdNMDFfQ0xLICogUFBS MC5QV01fQUNUX0NZQ0xFCisJICogRHV0eS1jeWNsZSA9IFQgaGlnaC1sZXZlbCAvIFQgcGVyaW9k CisJICovCisJcmVnX3BlcmlvZCB8PSBGSUVMRF9QUkVQKFNVTjIwSV9QV01fUEVSSU9EX0FDVF9D WUNMRSwgYWN0X2N5Y2xlKTsKKwlzdW4yMGlfcHdtX3dyaXRlbChzdW4yMGlfY2hpcCwgcmVnX3Bl cmlvZCwgU1VOMjBJX1BXTV9QRVJJT0QocHdtLT5od3B3bSkpOworCisJY3RsID0gRklFTERfUFJF UChTVU4yMElfUFdNX0NUTF9QUkVTQ0FMX0ssIHByZXNjYWxlX2spOworCWlmIChzdGF0ZS0+cG9s YXJpdHkgPT0gUFdNX1BPTEFSSVRZX05PUk1BTCkKKwkJY3RsIHw9IFNVTjIwSV9QV01fQ1RMX0FD VF9TVEE7CisKKwlzdW4yMGlfcHdtX3dyaXRlbChzdW4yMGlfY2hpcCwgY3RsLCBTVU4yMElfUFdN X0NUTChwd20tPmh3cHdtKSk7CisKKwlpZiAoc3RhdGUtPmVuYWJsZWQgIT0gcHdtLT5zdGF0ZS5l bmFibGVkKSB7CisJCWNsa19nYXRlICY9IH5TVU4yMElfUFdNX0NMS19HQVRFX0JZUEFTUyhwd20t Pmh3cHdtKTsKKwkJY2xrX2dhdGUgfD0gU1VOMjBJX1BXTV9DTEtfR0FURV9HQVRJTkcocHdtLT5o d3B3bSk7CisJCXB3bV9lbiB8PSBTVU4yMElfUFdNX0VOQUJMRV9FTihwd20tPmh3cHdtKTsKKwkJ c3VuMjBpX3B3bV93cml0ZWwoc3VuMjBpX2NoaXAsIHB3bV9lbiwgU1VOMjBJX1BXTV9FTkFCTEUp OworCQlzdW4yMGlfcHdtX3dyaXRlbChzdW4yMGlfY2hpcCwgY2xrX2dhdGUsIFNVTjIwSV9QV01f Q0xLX0dBVEUpOworCX0KKworCXJldHVybiAwOworfQorCitzdGF0aWMgY29uc3Qgc3RydWN0IHB3 bV9vcHMgc3VuMjBpX3B3bV9vcHMgPSB7CisJLmFwcGx5ID0gc3VuMjBpX3B3bV9hcHBseSwKKwku Z2V0X3N0YXRlID0gc3VuMjBpX3B3bV9nZXRfc3RhdGUsCit9OworCitzdGF0aWMgY29uc3Qgc3Ry dWN0IG9mX2RldmljZV9pZCBzdW4yMGlfcHdtX2R0X2lkc1tdID0geworCXsgLmNvbXBhdGlibGUg PSAiYWxsd2lubmVyLHN1bjIwaS1kMS1wd20iIH0sCisJeyB9Cit9OworTU9EVUxFX0RFVklDRV9U QUJMRShvZiwgc3VuMjBpX3B3bV9kdF9pZHMpOworCitzdGF0aWMgaW50IHN1bjIwaV9wd21fcHJv YmUoc3RydWN0IHBsYXRmb3JtX2RldmljZSAqcGRldikKK3sKKwlzdHJ1Y3QgcHdtX2NoaXAgKmNo aXA7CisJc3RydWN0IHN1bjIwaV9wd21fY2hpcCAqc3VuMjBpX2NoaXA7CisJc3RydWN0IGNsayAq Y2xrX2J1czsKKwlzdHJ1Y3QgcmVzZXRfY29udHJvbCAqcnN0OworCXUzMiBucHdtOworCWludCBy ZXQ7CisKKwlyZXQgPSBvZl9wcm9wZXJ0eV9yZWFkX3UzMihwZGV2LT5kZXYub2Zfbm9kZSwgImFs bHdpbm5lcixucHdtcyIsICZucHdtKTsKKwlpZiAocmV0IDwgMCkKKwkJbnB3bSA9IDg7IC8qIERl ZmF1bHQgdmFsdWUgKi8KKworCWlmIChucHdtID4gMTYpIHsKKwkJZGV2X2luZm8oJnBkZXYtPmRl diwgIkxpbWl0aW5nIG51bWJlciBvZiBQV00gbGluZXMgZnJvbSAldSB0byAxNiIsIG5wd20pOwor CQlucHdtID0gMTY7CisJfQorCisJY2hpcCA9IGRldm1fcHdtY2hpcF9hbGxvYygmcGRldi0+ZGV2 LCBucHdtLCBzaXplb2YoKnN1bjIwaV9jaGlwKSk7CisJaWYgKElTX0VSUihjaGlwKSkKKwkJcmV0 dXJuIFBUUl9FUlIoY2hpcCk7CisJc3VuMjBpX2NoaXAgPSB0b19zdW4yMGlfcHdtX2NoaXAoY2hp cCk7CisKKwlzdW4yMGlfY2hpcC0+YmFzZSA9IGRldm1fcGxhdGZvcm1faW9yZW1hcF9yZXNvdXJj ZShwZGV2LCAwKTsKKwlpZiAoSVNfRVJSKHN1bjIwaV9jaGlwLT5iYXNlKSkKKwkJcmV0dXJuIFBU Ul9FUlIoc3VuMjBpX2NoaXAtPmJhc2UpOworCisJY2xrX2J1cyA9IGRldm1fY2xrX2dldF9lbmFi bGVkKCZwZGV2LT5kZXYsICJidXMiKTsKKwlpZiAoSVNfRVJSKGNsa19idXMpKQorCQlyZXR1cm4g ZGV2X2Vycl9wcm9iZSgmcGRldi0+ZGV2LCBQVFJfRVJSKGNsa19idXMpLAorCQkJCSAgICAgIkZh aWxlZCB0byBnZXQgYnVzIGNsb2NrXG4iKTsKKworCXN1bjIwaV9jaGlwLT5jbGtfaG9zYyA9IGRl dm1fY2xrX2dldF9lbmFibGVkKCZwZGV2LT5kZXYsICJob3NjIik7CisJaWYgKElTX0VSUihzdW4y MGlfY2hpcC0+Y2xrX2hvc2MpKQorCQlyZXR1cm4gZGV2X2Vycl9wcm9iZSgmcGRldi0+ZGV2LCBQ VFJfRVJSKHN1bjIwaV9jaGlwLT5jbGtfaG9zYyksCisJCQkJICAgICAiRmFpbGVkIHRvIGdldCBo b3NjIGNsb2NrXG4iKTsKKworCXJldCA9IGRldm1fY2xrX3JhdGVfZXhjbHVzaXZlX2dldCgmcGRl di0+ZGV2LCBzdW4yMGlfY2hpcC0+Y2xrX2hvc2MpOworCWlmIChyZXQpCisJCXJldHVybiBkZXZf ZXJyX3Byb2JlKCZwZGV2LT5kZXYsIHJldCwKKwkJCQkgICAgICJGYWlsZWQgdG8gZ2V0IGhvc2Mg ZXhjbHVzaXZlIHJhdGVcbiIpOworCisJc3VuMjBpX2NoaXAtPmNsa19hcGIgPSBkZXZtX2Nsa19n ZXRfZW5hYmxlZCgmcGRldi0+ZGV2LCAiYXBiIik7CisJaWYgKElTX0VSUihzdW4yMGlfY2hpcC0+ Y2xrX2FwYikpCisJCXJldHVybiBkZXZfZXJyX3Byb2JlKCZwZGV2LT5kZXYsIFBUUl9FUlIoc3Vu MjBpX2NoaXAtPmNsa19hcGIpLAorCQkJCSAgICAgIkZhaWxlZCB0byBnZXQgYXBiIGNsb2NrXG4i KTsKKworCXJldCA9IGRldm1fY2xrX3JhdGVfZXhjbHVzaXZlX2dldCgmcGRldi0+ZGV2LCBzdW4y MGlfY2hpcC0+Y2xrX2FwYik7CisJaWYgKHJldCkKKwkJcmV0dXJuIGRldl9lcnJfcHJvYmUoJnBk ZXYtPmRldiwgcmV0LAorCQkJCSAgICAgIkZhaWxlZCB0byBnZXQgYXBiIGV4Y2x1c2l2ZSByYXRl XG4iKTsKKworCWlmIChjbGtfZ2V0X3JhdGUoc3VuMjBpX2NoaXAtPmNsa19hcGIpIDw9IGNsa19n ZXRfcmF0ZShzdW4yMGlfY2hpcC0+Y2xrX2hvc2MpKQorCQlkZXZfaW5mbygmcGRldi0+ZGV2LCAi QVBCIGNsb2NrIG11c3QgYmUgZ3JlYXRlciB0aGFuIGhvc2MgY2xvY2siKTsKKworCXJzdCA9IGRl dm1fcmVzZXRfY29udHJvbF9nZXRfZXhjbHVzaXZlX2RlYXNzZXJ0ZWQoJnBkZXYtPmRldiwgTlVM TCk7CisJaWYgKElTX0VSUihyc3QpKQorCQlyZXR1cm4gZGV2X2Vycl9wcm9iZSgmcGRldi0+ZGV2 LCBQVFJfRVJSKHJzdCksCisJCQkJICAgICAiRmFpbGVkIHRvIGdldCByZXNldCBjb250cm9sXG4i KTsKKworCWNoaXAtPm9wcyA9ICZzdW4yMGlfcHdtX29wczsKKworCXJldCA9IGRldm1fcHdtY2hp cF9hZGQoJnBkZXYtPmRldiwgY2hpcCk7CisJaWYgKHJldCA8IDApCisJCXJldHVybiBkZXZfZXJy X3Byb2JlKCZwZGV2LT5kZXYsIHJldCwgIkZhaWxlZCB0byBhZGQgUFdNIGNoaXBcbiIpOworCisJ cmV0dXJuIDA7Cit9CisKK3N0YXRpYyBzdHJ1Y3QgcGxhdGZvcm1fZHJpdmVyIHN1bjIwaV9wd21f ZHJpdmVyID0geworCS5kcml2ZXIgPSB7CisJCS5uYW1lID0gInN1bjIwaS1wd20iLAorCQkub2Zf bWF0Y2hfdGFibGUgPSBzdW4yMGlfcHdtX2R0X2lkcywKKwl9LAorCS5wcm9iZSA9IHN1bjIwaV9w d21fcHJvYmUsCit9OworbW9kdWxlX3BsYXRmb3JtX2RyaXZlcihzdW4yMGlfcHdtX2RyaXZlcik7 CisKK01PRFVMRV9BVVRIT1IoIkFsZWtzYW5kciBTaHViaW4gPHByaXZhdGVzdWIyQGdtYWlsLmNv bT4iKTsKK01PRFVMRV9ERVNDUklQVElPTigiQWxsd2lubmVyIHN1bjIwaSBQV00gZHJpdmVyIik7 CitNT0RVTEVfTElDRU5TRSgiR1BMIik7Ci0tIAoyLjI1LjEKCgpfX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fXwpsaW51eC1yaXNjdiBtYWlsaW5nIGxpc3QKbGlu dXgtcmlzY3ZAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9t YWlsbWFuL2xpc3RpbmZvL2xpbnV4LXJpc2N2Cg==