From: Stefan Hajnoczi <stefanha@redhat.com>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-devel@nongnu.org
Subject: Re: [PULL 000/119] target-arm queue
Date: Tue, 8 Jul 2025 03:25:56 -0400 [thread overview]
Message-ID: <20250708072556.GA115480@fedora> (raw)
In-Reply-To: <20250704162501.249138-1-peter.maydell@linaro.org>
[-- Attachment #1: Type: text/plain, Size: 116 bytes --]
Applied, thanks.
Please update the changelog at https://wiki.qemu.org/ChangeLog/10.1 for any user-visible changes.
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 488 bytes --]
prev parent reply other threads:[~2025-07-13 7:11 UTC|newest]
Thread overview: 121+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-07-04 16:23 [PULL 000/119] target-arm queue Peter Maydell
2025-07-04 16:23 ` [PULL 001/119] hw/arm/highbank: Mark the "highbank" and the "midway" machine as deprecated Peter Maydell
2025-07-04 16:23 ` [PULL 002/119] target/arm: Bring VLSTM/VLLDM helper store/load closer to the ARM pseudocode Peter Maydell
2025-07-04 16:23 ` [PULL 003/119] target/arm: Fix BLXNS helper store alignment checks Peter Maydell
2025-07-04 16:23 ` [PULL 004/119] target/arm: Fix function_return helper load " Peter Maydell
2025-07-04 16:23 ` [PULL 005/119] target/arm: Fix VLDR " Peter Maydell
2025-07-04 16:23 ` [PULL 006/119] target/arm: Fix VSTR helper store " Peter Maydell
2025-07-04 16:23 ` [PULL 007/119] target/arm: Fix VLDR_SG helper load " Peter Maydell
2025-07-04 16:23 ` [PULL 008/119] target/arm: Fix VSTR_SG helper store " Peter Maydell
2025-07-04 16:23 ` [PULL 009/119] target/arm: Fix VLD4 helper load " Peter Maydell
2025-07-04 16:23 ` [PULL 010/119] target/arm: Fix VLD2 " Peter Maydell
2025-07-04 16:23 ` [PULL 011/119] target/arm: Fix VST4 helper store " Peter Maydell
2025-07-04 16:23 ` [PULL 012/119] target/arm: Fix VST2 " Peter Maydell
2025-07-04 16:23 ` [PULL 013/119] target/arm: Fix SME vs AdvSIMD exception priority Peter Maydell
2025-07-04 16:23 ` [PULL 014/119] target/arm: Fix sve_access_check for SME Peter Maydell
2025-07-04 16:23 ` [PULL 015/119] target/arm: Fix 128-bit element ZIP, UZP, TRN Peter Maydell
2025-07-04 16:23 ` [PULL 016/119] target/arm: Replace @rda_rn_rm_e0 in sve.decode Peter Maydell
2025-07-04 16:23 ` [PULL 017/119] target/arm: Fix FMMLA (64-bit element) for 128-bit VL Peter Maydell
2025-07-04 16:23 ` [PULL 018/119] target/arm: Disable FEAT_F64MM if maximum SVE vector size too small Peter Maydell
2025-07-04 16:23 ` [PULL 019/119] target/arm: Fix PSEL size operands to tcg_gen_gvec_ands Peter Maydell
2025-07-04 16:23 ` [PULL 020/119] target/arm: Fix f16_dotadd vs nan selection Peter Maydell
2025-07-04 16:23 ` [PULL 021/119] target/arm: Fix bfdotadd_ebf " Peter Maydell
2025-07-04 16:23 ` [PULL 022/119] target/arm: Remove CPUARMState.vfp.scratch Peter Maydell
2025-07-04 16:23 ` [PULL 023/119] target/arm: Introduce FPST_ZA, FPST_ZA_F16 Peter Maydell
2025-07-04 16:23 ` [PULL 024/119] target/arm: Use FPST_ZA for sme_fmopa_[hsd] Peter Maydell
2025-07-04 16:23 ` [PULL 025/119] target/arm: Rename zarray to za_state.za Peter Maydell
2025-07-04 16:23 ` [PULL 026/119] target/arm: Add isar feature tests for SME2p1, SVE2p1 Peter Maydell
2025-07-04 16:23 ` [PULL 027/119] target/arm: Add ZT0 Peter Maydell
2025-07-04 16:23 ` [PULL 028/119] target/arm: Add zt0_excp_el to DisasContext Peter Maydell
2025-07-04 16:23 ` [PULL 029/119] target/arm: Implement SME2 ZERO ZT0 Peter Maydell
2025-07-04 16:23 ` [PULL 030/119] target/arm: Add alignment argument to gen_sve_{ldr, str} Peter Maydell
2025-07-04 16:23 ` [PULL 031/119] target/arm: Implement SME2 LDR/STR ZT0 Peter Maydell
2025-07-04 16:23 ` [PULL 032/119] target/arm: Implement SME2 MOVT Peter Maydell
2025-07-04 16:23 ` [PULL 033/119] target/arm: Split get_tile_rowcol argument tile_index Peter Maydell
2025-07-04 16:23 ` [PULL 034/119] target/arm: Rename MOVA for translate Peter Maydell
2025-07-04 16:23 ` [PULL 035/119] target/arm: Split out get_zarray Peter Maydell
2025-07-04 16:23 ` [PULL 036/119] target/arm: Introduce ARMCPU.sme_max_vq Peter Maydell
2025-07-04 16:23 ` [PULL 037/119] target/arm: Implement SME2 MOVA to/from tile, multiple registers Peter Maydell
2025-07-04 16:23 ` [PULL 038/119] target/arm: Implement SME2 MOVA to/from array, " Peter Maydell
2025-07-04 16:23 ` [PULL 039/119] target/arm: Implement SME2 BMOPA Peter Maydell
2025-07-04 16:23 ` [PULL 040/119] target/arm: Implement SME2 SMOPS, UMOPS (2-way) Peter Maydell
2025-07-04 16:23 ` [PULL 041/119] target/arm: Introduce gen_gvec_sve2_sqdmulh Peter Maydell
2025-07-04 16:23 ` [PULL 042/119] target/arm: Implement SME2 Multiple and Single SVE Destructive Peter Maydell
2025-07-04 16:23 ` [PULL 043/119] target/arm: Implement SME2 Multiple Vectors " Peter Maydell
2025-07-04 16:23 ` [PULL 044/119] target/arm: Implement SME2 ADD/SUB (array results, multiple and single vector) Peter Maydell
2025-07-04 16:23 ` [PULL 045/119] target/arm: Implement SME2 ADD/SUB (array results, multiple vectors) Peter Maydell
2025-07-04 16:23 ` [PULL 046/119] target/arm: Pass ZA to helper_sve2_fmlal_zz[zx]w_s Peter Maydell
2025-07-04 16:23 ` [PULL 047/119] target/arm: Add helper_gvec{_ah}_bfmlsl{_nx} Peter Maydell
2025-07-04 16:23 ` [PULL 048/119] target/arm: Implement SME2 FMLAL, BFMLAL Peter Maydell
2025-07-04 16:23 ` [PULL 049/119] target/arm: Implement SME2 FDOT Peter Maydell
2025-07-04 16:23 ` [PULL 050/119] target/arm: Implement SME2 BFDOT Peter Maydell
2025-07-04 16:23 ` [PULL 051/119] target/arm: Implement SME2 FVDOT, BFVDOT Peter Maydell
2025-07-04 16:23 ` [PULL 052/119] target/arm: Rename helper_gvec_*dot_[bh] to *_4[bh] Peter Maydell
2025-07-04 16:23 ` [PULL 053/119] target/arm: Implemement SME2 SDOT, UDOT, USDOT, SUDOT Peter Maydell
2025-07-04 16:23 ` [PULL 054/119] target/arm: Rename SVE SDOT and UDOT patterns Peter Maydell
2025-07-04 16:23 ` [PULL 055/119] target/arm: Tighten USDOT (vectors) decode Peter Maydell
2025-07-04 16:23 ` [PULL 056/119] target/arm: Implement SDOT, UDOT (2-way) for SME2/SVE2p1 Peter Maydell
2025-07-04 16:23 ` [PULL 057/119] target/arm: Implement SME2 SVDOT, UVDOT, SUVDOT, USVDOT Peter Maydell
2025-07-04 16:23 ` [PULL 058/119] target/arm: Implement SME2 SMLAL, SMLSL, UMLAL, UMLSL Peter Maydell
2025-07-04 16:23 ` [PULL 059/119] target/arm: Rename gvec_fml[as]_[hs] with _nf_ infix Peter Maydell
2025-07-04 16:24 ` [PULL 060/119] target/arm: Implement SME2 FMLA, FMLS Peter Maydell
2025-07-04 16:24 ` [PULL 061/119] target/arm: Implement SME2 BFMLA, BFMLS Peter Maydell
2025-07-04 16:24 ` [PULL 062/119] target/arm: Implement SME2 FADD, FSUB, BFADD, BFSUB Peter Maydell
2025-07-04 16:24 ` [PULL 063/119] target/arm: Implement SME2 ADD/SUB (array accumulator) Peter Maydell
2025-07-04 16:24 ` [PULL 064/119] target/arm: Implement SME2 BFCVT, BFCVTN, FCVT, FCVTN Peter Maydell
2025-07-04 16:24 ` [PULL 065/119] target/arm: Implement SME2 FCVT (widening), FCVTL Peter Maydell
2025-07-04 16:24 ` [PULL 066/119] target/arm: Implement SME2 FCVTZS, FCVTZU Peter Maydell
2025-07-04 16:24 ` [PULL 067/119] target/arm: Implement SME2 SCVTF, UCVTF Peter Maydell
2025-07-04 16:24 ` [PULL 068/119] target/arm: Implement SME2 FRINTN, FRINTP, FRINTM, FRINTA Peter Maydell
2025-07-04 16:24 ` [PULL 069/119] target/arm: Introduce do_[us]sat_[bhs] macros Peter Maydell
2025-07-04 16:24 ` [PULL 070/119] target/arm: Use do_[us]sat_[bhs] in sve_helper.c Peter Maydell
2025-07-04 16:24 ` [PULL 071/119] target/arm: Implement SME2 SQCVT, UQCVT, SQCVTU Peter Maydell
2025-07-04 16:24 ` [PULL 072/119] target/arm: Implement SQCVTN, UQCVTN, SQCVTUN for SME2/SVE2p1 Peter Maydell
2025-07-04 16:24 ` [PULL 073/119] target/arm: Implement SME2 SUNPK, UUNPK Peter Maydell
2025-07-04 16:24 ` [PULL 074/119] target/arm: Implement SME2 ZIP, UZP (four registers) Peter Maydell
2025-07-04 16:24 ` [PULL 075/119] target/arm: Move do_urshr, do_srshr to vec_internal.h Peter Maydell
2025-07-04 16:24 ` [PULL 076/119] target/arm: Implement SME2 SQRSHR, UQRSHR, SQRSHRN Peter Maydell
2025-07-04 16:24 ` [PULL 077/119] target/arm: Implement SME2 ZIP, UZP (two registers) Peter Maydell
2025-07-04 16:24 ` [PULL 078/119] target/arm: Implement SME2 FCLAMP, SCLAMP, UCLAMP Peter Maydell
2025-07-04 16:24 ` [PULL 079/119] target/arm: Enable SCLAMP, UCLAMP for SVE2p1 Peter Maydell
2025-07-04 16:24 ` [PULL 080/119] target/arm: Implement FCLAMP for SME2, SVE2p1 Peter Maydell
2025-07-04 16:24 ` [PULL 081/119] target/arm: Implement SME2p1 Multiple Zero Peter Maydell
2025-07-04 16:24 ` [PULL 082/119] target/arm: Introduce pred_count_test Peter Maydell
2025-07-04 16:24 ` [PULL 083/119] target/arm: Fold predtest_ones into helper_sve_brkns Peter Maydell
2025-07-04 16:24 ` [PULL 084/119] target/arm: Expand do_zero inline Peter Maydell
2025-07-04 16:24 ` [PULL 085/119] target/arm: Split out do_whilel from helper_sve_whilel Peter Maydell
2025-07-04 16:24 ` [PULL 086/119] target/arm: Split out do_whileg from helper_sve_whileg Peter Maydell
2025-07-04 16:24 ` [PULL 087/119] target/arm: Move scale by esz into helper_sve_while* Peter Maydell
2025-07-04 16:24 ` [PULL 088/119] target/arm: Split trans_WHILE to lt and gt Peter Maydell
2025-07-04 16:24 ` [PULL 089/119] target/arm: Enable PSEL for SVE2p1 Peter Maydell
2025-07-04 16:24 ` [PULL 090/119] target/arm: Implement SVE2p1 WHILE (predicate pair) Peter Maydell
2025-07-04 16:24 ` [PULL 091/119] target/arm: Implement SVE2p1 WHILE (predicate as counter) Peter Maydell
2025-07-04 16:24 ` [PULL 092/119] target/arm: Implement SVE2p1 PTRUE " Peter Maydell
2025-07-04 16:24 ` [PULL 093/119] target/arm: Implement {ADD, SMIN, SMAX, UMIN, UMAX}QV for SVE2p1 Peter Maydell
2025-07-04 16:24 ` [PULL 094/119] target/arm: Implement SVE2p1 PEXT Peter Maydell
2025-07-04 16:24 ` [PULL 095/119] target/arm: Implement SME2 SEL Peter Maydell
2025-07-04 16:24 ` [PULL 096/119] target/arm: Implement ANDQV, ORQV, EORQV for SVE2p1 Peter Maydell
2025-07-04 16:24 ` [PULL 097/119] target/arm: Implement FADDQV, F{MIN, MAX}{NM}QV " Peter Maydell
2025-07-04 16:24 ` [PULL 098/119] target/arm: Implement BFMLSLB{L, T} for SME2/SVE2p1 Peter Maydell
2025-07-04 16:24 ` [PULL 099/119] target/arm: Implement CNTP (predicate as counter) " Peter Maydell
2025-07-04 16:24 ` [PULL 100/119] target/arm: Implement DUPQ for SME2p1/SVE2p1 Peter Maydell
2025-07-04 16:24 ` [PULL 101/119] target/arm: Implement EXTQ " Peter Maydell
2025-07-04 16:24 ` [PULL 102/119] target/arm: Implement PMOV " Peter Maydell
2025-07-04 16:24 ` [PULL 103/119] target/arm: Implement ZIPQ, UZPQ " Peter Maydell
2025-07-04 16:24 ` [PULL 104/119] target/arm: Implement TBLQ, TBXQ " Peter Maydell
2025-07-04 16:24 ` [PULL 105/119] target/arm: Implement SME2 counted predicate register load/store Peter Maydell
2025-07-04 16:24 ` [PULL 106/119] target/arm: Split the ST_zpri and ST_zprr patterns Peter Maydell
2025-07-04 16:24 ` [PULL 107/119] target/arm: Implement {LD1, ST1}{W, D} (128-bit element) for SVE2p1 Peter Maydell
2025-07-04 16:24 ` [PULL 108/119] target/arm: Move ld1qq and st1qq primitives to sve_ldst_internal.h Peter Maydell
2025-07-04 16:24 ` [PULL 109/119] target/arm: Implement {LD, ST}[234]Q for SME2p1/SVE2p1 Peter Maydell
2025-07-04 16:24 ` [PULL 110/119] target/arm: Implement LD1Q, ST1Q for SVE2p1 Peter Maydell
2025-07-04 16:24 ` [PULL 111/119] target/arm: Implement MOVAZ for SME2p1 Peter Maydell
2025-07-04 16:24 ` [PULL 112/119] target/arm: Implement LUTI2, LUTI4 for SME2/SME2p1 Peter Maydell
2025-07-04 16:24 ` [PULL 113/119] target/arm: Rename FMOPA_h to FMOPA_w_h Peter Maydell
2025-07-04 16:24 ` [PULL 114/119] target/arm: Rename BFMOPA to BFMOPA_w Peter Maydell
2025-07-04 16:24 ` [PULL 115/119] target/arm: Support FPCR.AH in SME FMOPS, BFMOPS Peter Maydell
2025-07-04 16:24 ` [PULL 116/119] target/arm: Implement FMOPA (non-widening) for fp16 Peter Maydell
2025-07-04 16:24 ` [PULL 117/119] target/arm: Implement SME2 BFMOPA (non-widening) Peter Maydell
2025-07-04 16:24 ` [PULL 118/119] target/arm: Enable FEAT_SME2p1 on -cpu max Peter Maydell
2025-07-04 16:24 ` [PULL 119/119] linux-user/aarch64: Set hwcap bits for SME2p1/SVE2p1 Peter Maydell
2025-07-08 7:25 ` Stefan Hajnoczi [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250708072556.GA115480@fedora \
--to=stefanha@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.