From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id B688BCA0EE8 for ; Thu, 14 Aug 2025 16:58:05 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=5CEP7DQawrZA6EcJCcxWsXhgy9Of2uCXe4w6ik8cj5c=; b=IwF+24WXp+V+CC R6zaYjQ3kClEBNVxiIJYwDfBmFk6byJSN8Lc5e7nKRCJTXyQ8AtC22zQG8ZiJynb4wYCeZRLjZvXt LCPEwN/H8Eaf04VSjvy7NlUwgFWi8FDkeVPSfbavtXyQdGoGF0/Xl0sufiAvWRwDMMZLTC0SawfrM AT0fjaiUNFmxmJyiym4N5C3d5iFg4oEGe0LY/TRDqm8tZpiMN6LDE/Jkh/czW6OtAeBm1RvXX9M7j h/ymEh6KbRPd25uYecKWoc5JE2HpqfTOoRl1/GxWvuvpKq7COi+TpunvOPXKFXYyVP4rHcyZXU+uQ IGIqjIqE+seD8IUlkwoA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux)) id 1umbHB-000000007y6-2918; Thu, 14 Aug 2025 16:58:05 +0000 Received: from mail-pj1-x102f.google.com ([2607:f8b0:4864:20::102f]) by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux)) id 1umaJI-0000000HY5v-1gGA for kvm-riscv@lists.infradead.org; Thu, 14 Aug 2025 15:56:13 +0000 Received: by mail-pj1-x102f.google.com with SMTP id 98e67ed59e1d1-323266cdf64so949359a91.0 for ; Thu, 14 Aug 2025 08:56:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1755186972; x=1755791772; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=OQNPbIdIHYbwO34hliHe+Dii/8OaWGaAGknLYtaJxxA=; b=ZutLwMruz11MF0YrztV11kxZDV+FHhUgPxqpgEul7JNVX2g5AySSoJKpYKsm0KMY6o cLa6IDZfjmHHz4hT6XFTdFD9z1zRc16nXpksyjllJch6YJ8wpIdNhguoCjwyZYd8qwgc BYt5EM0Xwi44x+V8T34ctnQU5q46A2jY/N8XYj6LUZgeBsebUi/bnOjlP7fBsBHx34il cmINTpB1R1gwt5Fi7DZmEUoeJvAjgZdotWYyp2hOo1VGJQz3YdvpZgIJ1KsczqQx01BQ EuNZdkJOTye2g2ydOKu7vAflc7QBZbScFlW6AeMolZL7ZoKkRvWEVtKEZDaXl61aI60D FiGQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755186972; x=1755791772; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=OQNPbIdIHYbwO34hliHe+Dii/8OaWGaAGknLYtaJxxA=; b=v8CY4rcmK5dRVOeiIcZ5eDFqrXU+dCEALCs8WleCuIS9Zg4yR5FdYvSJJQXDx39VRn XWQhYJIrPvlN9+2YlhNGyf8VGPlrpIMJLrw6/a09pg1qIYOMu36oQHKuN0Bo80ThAOy/ YG6SlpRn5VuIAyAfQEyKskpi2Kol2gpQK+Zy6Y2hP2JHzP9nSbfvuLkNZDd0G71TjMNb R1Qt23+Q1FdMQvm1VFZZn0IWQOck7cHVyewzs9R4zoisDZAiXQln5yTVGATifVkFA+S3 vb4aAbF5GisIe7MUdTBhvgZxqIFaKVwBuwZ83N7DFHhgU/MerRD8xq9Z96k9bYMHqokR MK1Q== X-Forwarded-Encrypted: i=1; AJvYcCX2dOpT4c+S7frC5E16tg1cx3uGpoKM2a/7dx6E+RbwALZ0g0GuTZWbp4uK0ExX0YKhdQaZjHtMmqo=@lists.infradead.org X-Gm-Message-State: AOJu0Yyjg+YgCIaG2k/HFPWpuF0GEoacZpj0NQ5t3LM7LZYwxOuR2hwh r5of6ZSmQjQSNoop6NRvd8gvVZIlmqjW0xQrbfIWLd17avNMtYSuoY+ZrmISM6TEqjM= X-Gm-Gg: ASbGncsmKR4C2q53IgCa91i4Y67dJnA/B0jOQ95XWkHZ6q2evUGZPvhg5xgKW+/bNFc jcOMX3P547nZx0OyD+RxTt0Y0LvWQB/5Oc8j3nORow9mvcs/ZfJVaArL8Q8V/aSwK9fWclhNEkw DMzpcT0kgqswR1u34UyFLtA3cJVzZqKzorM7sXFzR7WxlIFQOe3dXacHbGzguWfBOQ5DcCL89Tk UnkYmWojl+lFLqf1h4PRrY7B4yDmzW83zcSw2iuHILnoFty9szPLGOP0gydVVkW7oJzzEPNNVQt lD/wIqM9vj9JJAdZE2K0/syGKzrjT9M+qi28CXofa1/wtgEGWrciIl70QuXUznmL2nl9sNU6cnM MvYbHpH6214APxFFiqUfKoVPdtYmTnlEBkCqVfegZ+zzgGkTZx4mEayvpjMNE/g== X-Google-Smtp-Source: AGHT+IEH2lHONmY7yOykbcxyMlWHAYogmXhk5h922kUnrQe0tO8VefaBP+3/9ekNxpfG4JCDWaX1hA== X-Received: by 2002:a17:90b:5303:b0:312:1c83:58e9 with SMTP id 98e67ed59e1d1-3232795877emr5105743a91.5.1755186971369; Thu, 14 Aug 2025 08:56:11 -0700 (PDT) Received: from anup-ubuntu-vm.localdomain ([103.97.166.196]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-3233108e1d9sm2225500a91.29.2025.08.14.08.56.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 14 Aug 2025 08:56:10 -0700 (PDT) From: Anup Patel To: Atish Patra Cc: Palmer Dabbelt , Paul Walmsley , Alexandre Ghiti , Andrew Jones , Anup Patel , Paolo Bonzini , Shuah Khan , kvm@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-kselftest@vger.kernel.org, Anup Patel Subject: [PATCH 2/6] RISC-V: KVM: Introduce feature specific reset for SBI FWFT Date: Thu, 14 Aug 2025 21:25:44 +0530 Message-ID: <20250814155548.457172-3-apatel@ventanamicro.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250814155548.457172-1-apatel@ventanamicro.com> References: <20250814155548.457172-1-apatel@ventanamicro.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250814_085612_437914_295A45CC X-CRM114-Status: GOOD ( 14.17 ) X-BeenThere: kvm-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "kvm-riscv" Errors-To: kvm-riscv-bounces+kvm-riscv=archiver.kernel.org@lists.infradead.org The SBI FWFT feature values must be reset upon VCPU reset so introduce feature specific reset callback for this purpose. Signed-off-by: Anup Patel --- arch/riscv/kvm/vcpu_sbi_fwft.c | 30 ++++++++++++++++++++++++++++-- 1 file changed, 28 insertions(+), 2 deletions(-) diff --git a/arch/riscv/kvm/vcpu_sbi_fwft.c b/arch/riscv/kvm/vcpu_sbi_fwft.c index 164a01288b0a..5a3bad0f9330 100644 --- a/arch/riscv/kvm/vcpu_sbi_fwft.c +++ b/arch/riscv/kvm/vcpu_sbi_fwft.c @@ -30,6 +30,13 @@ struct kvm_sbi_fwft_feature { */ bool (*supported)(struct kvm_vcpu *vcpu); + /** + * @reset: Reset the feature value irrespective whether feature is supported or not + * + * This callback is mandatory + */ + void (*reset)(struct kvm_vcpu *vcpu); + /** * @set: Set the feature value * @@ -75,6 +82,13 @@ static bool kvm_sbi_fwft_misaligned_delegation_supported(struct kvm_vcpu *vcpu) return misaligned_traps_can_delegate(); } +static void kvm_sbi_fwft_reset_misaligned_delegation(struct kvm_vcpu *vcpu) +{ + struct kvm_vcpu_config *cfg = &vcpu->arch.cfg; + + cfg->hedeleg &= ~MIS_DELEG; +} + static long kvm_sbi_fwft_set_misaligned_delegation(struct kvm_vcpu *vcpu, struct kvm_sbi_fwft_config *conf, unsigned long value) @@ -124,6 +138,11 @@ static bool kvm_sbi_fwft_pointer_masking_pmlen_supported(struct kvm_vcpu *vcpu) return fwft->have_vs_pmlen_7 || fwft->have_vs_pmlen_16; } +static void kvm_sbi_fwft_reset_pointer_masking_pmlen(struct kvm_vcpu *vcpu) +{ + vcpu->arch.cfg.henvcfg &= ~ENVCFG_PMM; +} + static long kvm_sbi_fwft_set_pointer_masking_pmlen(struct kvm_vcpu *vcpu, struct kvm_sbi_fwft_config *conf, unsigned long value) @@ -180,6 +199,7 @@ static const struct kvm_sbi_fwft_feature features[] = { { .id = SBI_FWFT_MISALIGNED_EXC_DELEG, .supported = kvm_sbi_fwft_misaligned_delegation_supported, + .reset = kvm_sbi_fwft_reset_misaligned_delegation, .set = kvm_sbi_fwft_set_misaligned_delegation, .get = kvm_sbi_fwft_get_misaligned_delegation, }, @@ -187,6 +207,7 @@ static const struct kvm_sbi_fwft_feature features[] = { { .id = SBI_FWFT_POINTER_MASKING_PMLEN, .supported = kvm_sbi_fwft_pointer_masking_pmlen_supported, + .reset = kvm_sbi_fwft_reset_pointer_masking_pmlen, .set = kvm_sbi_fwft_set_pointer_masking_pmlen, .get = kvm_sbi_fwft_get_pointer_masking_pmlen, }, @@ -321,11 +342,16 @@ static void kvm_sbi_ext_fwft_deinit(struct kvm_vcpu *vcpu) static void kvm_sbi_ext_fwft_reset(struct kvm_vcpu *vcpu) { - int i; struct kvm_sbi_fwft *fwft = vcpu_to_fwft(vcpu); + const struct kvm_sbi_fwft_feature *feature; + int i; - for (i = 0; i < ARRAY_SIZE(features); i++) + for (i = 0; i < ARRAY_SIZE(features); i++) { fwft->configs[i].flags = 0; + feature = &features[i]; + if (feature->reset) + feature->reset(vcpu); + } } const struct kvm_vcpu_sbi_extension vcpu_sbi_ext_fwft = { -- 2.43.0 -- kvm-riscv mailing list kvm-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/kvm-riscv From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pj1-f43.google.com (mail-pj1-f43.google.com [209.85.216.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 76B9F21B9CD for ; Thu, 14 Aug 2025 15:56:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.43 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755186973; cv=none; b=rfaCKiN2ZRDDH9kZwfUxir3h2zdewkDa0RXhJFCzYSlgpK7iuZ72KCZAmXl3xmeQ6/AW2GTWplihB9ixHok6kc2spFvkC2CbUTI8gLuEiV31HAOeJ+9vK4qB1pTj+lKoSn4Lkvm70ZWs8meDDhuh+wX6yUe3EyIiimDeztlWyAc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755186973; c=relaxed/simple; bh=OAG+rNqDoUjd+RELKmOJev7nbWr03ivllHVNaYObMaA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=rybwIbTLSF4zWFLHzCDh7+k8qIhw+/Cu3MdnxXVVhQbHX0PzzFVQGQntMHeMhwc/7RTBW7BdahIfK7ubbXpYZsoPFE4SVdMDO3Ja3nCZ+AD0o/+ejromrdfvlT+P2HmG0R4ZD9id3TNGvnhIBmqeJ9Hfvn+QmP5liA7w+a4cyZA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=pMktD8Mo; arc=none smtp.client-ip=209.85.216.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="pMktD8Mo" Received: by mail-pj1-f43.google.com with SMTP id 98e67ed59e1d1-32326e66dbaso846129a91.3 for ; Thu, 14 Aug 2025 08:56:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1755186972; x=1755791772; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=OQNPbIdIHYbwO34hliHe+Dii/8OaWGaAGknLYtaJxxA=; b=pMktD8MouJMxo1PUfAaF8LwL+zPcEnU6aEoOkbLnL6s/wlBJpCrRc06YCdT2wHw3kt ad7hIkubt4AX2LaAnQOCPIxuxaDxAM5xSVoYkHyUqC9cG05v8h/91QwGWuy+E3KGf8Sw KnLBkYUsGjx/o5WQCeBmBb7XD4vNMSFAHKwUHYXJo1Ula7XPC/uhRMBlpVs773rDx7NF aJTmc4rQe2Ktyaqa9qs6FD8Xcn0Liy7xob1RUPGeP+i8sXTQxj/9DUUOSorYb/yXWrO4 9uiV2a3CIJZ5NAGv88OoQxY4HkHfaRDyHSE1cEOBx16S+Rw130XsvE7EI9kKS3WCNUzR kCJA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755186972; x=1755791772; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=OQNPbIdIHYbwO34hliHe+Dii/8OaWGaAGknLYtaJxxA=; b=s5mJ85S1Xsua0ULNB1xtt5Wv69eUQAntvvMMI0JesfNKEBBmU4hcR8b9h7kKtMTdjR 7Iyjm/wFsxavduwRyLv3bac625i3pGOoPS3hxnc6dc5C0pAVFOKKBMXr6QYAtcIDVRbQ CmzLvZVhBgqZhBzWSwDMlMvUBAnjbYqzixuVAd2ECp6MEnPdUgI5ja39WzVdrc5UVIz4 XSiYe77QFY+Yi5hzk/thaGUZ3HuGcLW6fjhiE/4s06/CKwS+Nro9snAC8Kudq3ezA+m5 zEWZtWA5kV/CjYMXK5tQgEYS+SOST4VvM0B0JKyxSMqWwibmbmC0wUBXVzoOf8/fREYN oIKw== X-Forwarded-Encrypted: i=1; AJvYcCU0c/Mj7RhNVYC8S/wDGl+DwyZGeuMIyGtVSP7+4sUo8ffdfFblleIh8oy/wvT4eoLwktg=@vger.kernel.org X-Gm-Message-State: AOJu0Yy65kthyCBGFJtvznu3L25OR5YXKDLTEJid77A0wYTvtd9OYtWy pR/lWkG9DjW9niXWnmD7WhH/ZNPv6K52n+hG+9h7MvAzpnw1e9WWJzAsMpPTIS8nzds= X-Gm-Gg: ASbGncv+VjcThfuczdRsbwhVzYQC9MM+dcWFbXrv1zATg1d9gxqxOFjZ20qPMT11WVk S186NpLiLgv6UKlIAxxdliD6zeXudQZvv5tTUUDJnVX9bzADUByhhMOf/Sk+Lhlfo59RICp6aqy /xOMUTjHz8xxfilywccmctHKB62Rz89nYhkf1Gj2xSiVrK3WqRDuD3DbHYGONtBzHPEvVSfcrbz SuDrMtawOJilDlMjyBDjICUHEE5GQIh3Ijg72iETwFvtMf38KQhgzrXOSjo8tPR/pKX2e4NWoVs 7bfRmcUsFnfoy2g2XQgA/4R3bn5tmi0/bKhfnlyaeZWr4V9zyyWwyb5itWrlEwCShxYXM/WCjOa VAzQl5V1ZmXcm397bRPfG3IzA8GXPJsVctpZBz0d6aHr+9UFK4ke8Vdh8uSR5Lw== X-Google-Smtp-Source: AGHT+IEH2lHONmY7yOykbcxyMlWHAYogmXhk5h922kUnrQe0tO8VefaBP+3/9ekNxpfG4JCDWaX1hA== X-Received: by 2002:a17:90b:5303:b0:312:1c83:58e9 with SMTP id 98e67ed59e1d1-3232795877emr5105743a91.5.1755186971369; Thu, 14 Aug 2025 08:56:11 -0700 (PDT) Received: from anup-ubuntu-vm.localdomain ([103.97.166.196]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-3233108e1d9sm2225500a91.29.2025.08.14.08.56.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 14 Aug 2025 08:56:10 -0700 (PDT) From: Anup Patel To: Atish Patra Cc: Palmer Dabbelt , Paul Walmsley , Alexandre Ghiti , Andrew Jones , Anup Patel , Paolo Bonzini , Shuah Khan , kvm@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-kselftest@vger.kernel.org, Anup Patel Subject: [PATCH 2/6] RISC-V: KVM: Introduce feature specific reset for SBI FWFT Date: Thu, 14 Aug 2025 21:25:44 +0530 Message-ID: <20250814155548.457172-3-apatel@ventanamicro.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250814155548.457172-1-apatel@ventanamicro.com> References: <20250814155548.457172-1-apatel@ventanamicro.com> Precedence: bulk X-Mailing-List: kvm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The SBI FWFT feature values must be reset upon VCPU reset so introduce feature specific reset callback for this purpose. Signed-off-by: Anup Patel --- arch/riscv/kvm/vcpu_sbi_fwft.c | 30 ++++++++++++++++++++++++++++-- 1 file changed, 28 insertions(+), 2 deletions(-) diff --git a/arch/riscv/kvm/vcpu_sbi_fwft.c b/arch/riscv/kvm/vcpu_sbi_fwft.c index 164a01288b0a..5a3bad0f9330 100644 --- a/arch/riscv/kvm/vcpu_sbi_fwft.c +++ b/arch/riscv/kvm/vcpu_sbi_fwft.c @@ -30,6 +30,13 @@ struct kvm_sbi_fwft_feature { */ bool (*supported)(struct kvm_vcpu *vcpu); + /** + * @reset: Reset the feature value irrespective whether feature is supported or not + * + * This callback is mandatory + */ + void (*reset)(struct kvm_vcpu *vcpu); + /** * @set: Set the feature value * @@ -75,6 +82,13 @@ static bool kvm_sbi_fwft_misaligned_delegation_supported(struct kvm_vcpu *vcpu) return misaligned_traps_can_delegate(); } +static void kvm_sbi_fwft_reset_misaligned_delegation(struct kvm_vcpu *vcpu) +{ + struct kvm_vcpu_config *cfg = &vcpu->arch.cfg; + + cfg->hedeleg &= ~MIS_DELEG; +} + static long kvm_sbi_fwft_set_misaligned_delegation(struct kvm_vcpu *vcpu, struct kvm_sbi_fwft_config *conf, unsigned long value) @@ -124,6 +138,11 @@ static bool kvm_sbi_fwft_pointer_masking_pmlen_supported(struct kvm_vcpu *vcpu) return fwft->have_vs_pmlen_7 || fwft->have_vs_pmlen_16; } +static void kvm_sbi_fwft_reset_pointer_masking_pmlen(struct kvm_vcpu *vcpu) +{ + vcpu->arch.cfg.henvcfg &= ~ENVCFG_PMM; +} + static long kvm_sbi_fwft_set_pointer_masking_pmlen(struct kvm_vcpu *vcpu, struct kvm_sbi_fwft_config *conf, unsigned long value) @@ -180,6 +199,7 @@ static const struct kvm_sbi_fwft_feature features[] = { { .id = SBI_FWFT_MISALIGNED_EXC_DELEG, .supported = kvm_sbi_fwft_misaligned_delegation_supported, + .reset = kvm_sbi_fwft_reset_misaligned_delegation, .set = kvm_sbi_fwft_set_misaligned_delegation, .get = kvm_sbi_fwft_get_misaligned_delegation, }, @@ -187,6 +207,7 @@ static const struct kvm_sbi_fwft_feature features[] = { { .id = SBI_FWFT_POINTER_MASKING_PMLEN, .supported = kvm_sbi_fwft_pointer_masking_pmlen_supported, + .reset = kvm_sbi_fwft_reset_pointer_masking_pmlen, .set = kvm_sbi_fwft_set_pointer_masking_pmlen, .get = kvm_sbi_fwft_get_pointer_masking_pmlen, }, @@ -321,11 +342,16 @@ static void kvm_sbi_ext_fwft_deinit(struct kvm_vcpu *vcpu) static void kvm_sbi_ext_fwft_reset(struct kvm_vcpu *vcpu) { - int i; struct kvm_sbi_fwft *fwft = vcpu_to_fwft(vcpu); + const struct kvm_sbi_fwft_feature *feature; + int i; - for (i = 0; i < ARRAY_SIZE(features); i++) + for (i = 0; i < ARRAY_SIZE(features); i++) { fwft->configs[i].flags = 0; + feature = &features[i]; + if (feature->reset) + feature->reset(vcpu); + } } const struct kvm_vcpu_sbi_extension vcpu_sbi_ext_fwft = { -- 2.43.0 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id BA5F4CA0EE6 for ; Thu, 14 Aug 2025 16:58:14 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=bap1q5gcZO0+AqHv98fmOjEyCwaotRBsjCli3hc0ULw=; b=mlHO7SKtVc/9Jp gXvcv7dG7YPXboI81wwL/VBWjCthgro3S8Z8+Bnr8MDAKEGcnh2qnkptdRvOYGaVAJGH9sf+wsNAo uX6LHDV2Yq78JukJKr3F0Bp2NHXTwnLd8phNQ7AejmuyEhArVhm/GafStxei/H3XMgayzCp8M5ZPB s/9TO2X23BE+Yqo6yzIkgyRdznPz7GlHqqD0bOpiZtqo2s4MFDPebo4YLYODeJiVwvOlRUViWY4im h4REUjnTTOXmmrruGktnJCPPh62VtOren809d9I2pmhf4QlY9ptvVxSFdNd8iz0X+1FS5WcyrsVgx E7HfeBvoqHlNK/PpFOrQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux)) id 1umbHB-000000007yc-3fgE; Thu, 14 Aug 2025 16:58:05 +0000 Received: from mail-pj1-x1030.google.com ([2607:f8b0:4864:20::1030]) by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux)) id 1umaJI-0000000HY5w-1fuw for linux-riscv@lists.infradead.org; Thu, 14 Aug 2025 15:56:14 +0000 Received: by mail-pj1-x1030.google.com with SMTP id 98e67ed59e1d1-323266cdf64so949360a91.0 for ; Thu, 14 Aug 2025 08:56:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1755186972; x=1755791772; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=OQNPbIdIHYbwO34hliHe+Dii/8OaWGaAGknLYtaJxxA=; b=ZutLwMruz11MF0YrztV11kxZDV+FHhUgPxqpgEul7JNVX2g5AySSoJKpYKsm0KMY6o cLa6IDZfjmHHz4hT6XFTdFD9z1zRc16nXpksyjllJch6YJ8wpIdNhguoCjwyZYd8qwgc BYt5EM0Xwi44x+V8T34ctnQU5q46A2jY/N8XYj6LUZgeBsebUi/bnOjlP7fBsBHx34il cmINTpB1R1gwt5Fi7DZmEUoeJvAjgZdotWYyp2hOo1VGJQz3YdvpZgIJ1KsczqQx01BQ EuNZdkJOTye2g2ydOKu7vAflc7QBZbScFlW6AeMolZL7ZoKkRvWEVtKEZDaXl61aI60D FiGQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755186972; x=1755791772; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=OQNPbIdIHYbwO34hliHe+Dii/8OaWGaAGknLYtaJxxA=; b=CsD944J2vDqesvHvXupxTMCk0aW10sHqbP7DCLMtr+1PC9fJ0WXCgDmqLwfttaoZqC rbAOo6Oe248P2MQDSr/RN37uKYFmMe69iYugV0o+CFZWZSDatWe/XejLFLacyRK/gRIB 3kodPS9H9TVVST/jtqv7CTRSfXOBjPLapYoinL7HAYpD9/+GVqRl6sYzVFVFWoF9pyeJ Kxluu1GjmEQHvxHM82ZgBgmxxgkhmVW+wP9Kl5zHaoLuhafwgqa7bs5gDjQsAli6gnS+ L0HcENDOtF00qK9IJilVtqfx/RCJ+7fY5fu50Ne7xm+9NJnnNf3Bf6bvxkfRIan867f3 OCmw== X-Forwarded-Encrypted: i=1; AJvYcCUvfkSC5N1rH+UFzPIP3NENgHzXoRpvZPr8zpC1ip9LctUqvUw/gWiOua0RHZaKc3DJtjq+ig90GfAE7Q==@lists.infradead.org X-Gm-Message-State: AOJu0YwXRT8O7512aVNnrAO78V1xpBPwbL3ZXoHZ5TzdlQDu1b/Ee4W5 61XpKh3+9BKTyXuYyV4JcM/O3HTD8m9LFqMR87JQCty8ElrXqCFTagFpflQhaRDAWHo= X-Gm-Gg: ASbGnct8Ajkv1RbNYdMkW5AS5WUE/4UxGskvnfTwRcSo2YeiXxVXDkCpqYP4JTKaKYx qPfL5ajakr/PFr9cncj4MyMfFJbiukJSEZaqxOfPbzolGxj928srOVyiOM8F5mwxW3lLar5wKpE cgHaj7HYW4n2C2Kl/GGCzUampzGgiKm1MZL7qap0wGSvdkufRfgmrhGXNLw/8Xn+HbJIvER221b CIlUvp5xkrGkGms6zgcN4Kk0khkbBSTp3E4+At9D6abE1UobSKB2nYaoqTWBC2Ixe+mYNxnQrOT BRIlc8LkPpospX7nKux6gTwbvonAUu2yl/Lxz4np4tEUBOrMD+LTOtEZWog8bUVfRY8+RWosRkw ADHhXNC03eCw82RTsxYStcLCCrJSmGtZuJZQ6+JxGPDb/EtKioL590K4PwX0Q2Q== X-Google-Smtp-Source: AGHT+IEH2lHONmY7yOykbcxyMlWHAYogmXhk5h922kUnrQe0tO8VefaBP+3/9ekNxpfG4JCDWaX1hA== X-Received: by 2002:a17:90b:5303:b0:312:1c83:58e9 with SMTP id 98e67ed59e1d1-3232795877emr5105743a91.5.1755186971369; Thu, 14 Aug 2025 08:56:11 -0700 (PDT) Received: from anup-ubuntu-vm.localdomain ([103.97.166.196]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-3233108e1d9sm2225500a91.29.2025.08.14.08.56.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 14 Aug 2025 08:56:10 -0700 (PDT) From: Anup Patel To: Atish Patra Cc: Palmer Dabbelt , Paul Walmsley , Alexandre Ghiti , Andrew Jones , Anup Patel , Paolo Bonzini , Shuah Khan , kvm@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-kselftest@vger.kernel.org, Anup Patel Subject: [PATCH 2/6] RISC-V: KVM: Introduce feature specific reset for SBI FWFT Date: Thu, 14 Aug 2025 21:25:44 +0530 Message-ID: <20250814155548.457172-3-apatel@ventanamicro.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250814155548.457172-1-apatel@ventanamicro.com> References: <20250814155548.457172-1-apatel@ventanamicro.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250814_085612_438134_F8924130 X-CRM114-Status: GOOD ( 14.17 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org The SBI FWFT feature values must be reset upon VCPU reset so introduce feature specific reset callback for this purpose. Signed-off-by: Anup Patel --- arch/riscv/kvm/vcpu_sbi_fwft.c | 30 ++++++++++++++++++++++++++++-- 1 file changed, 28 insertions(+), 2 deletions(-) diff --git a/arch/riscv/kvm/vcpu_sbi_fwft.c b/arch/riscv/kvm/vcpu_sbi_fwft.c index 164a01288b0a..5a3bad0f9330 100644 --- a/arch/riscv/kvm/vcpu_sbi_fwft.c +++ b/arch/riscv/kvm/vcpu_sbi_fwft.c @@ -30,6 +30,13 @@ struct kvm_sbi_fwft_feature { */ bool (*supported)(struct kvm_vcpu *vcpu); + /** + * @reset: Reset the feature value irrespective whether feature is supported or not + * + * This callback is mandatory + */ + void (*reset)(struct kvm_vcpu *vcpu); + /** * @set: Set the feature value * @@ -75,6 +82,13 @@ static bool kvm_sbi_fwft_misaligned_delegation_supported(struct kvm_vcpu *vcpu) return misaligned_traps_can_delegate(); } +static void kvm_sbi_fwft_reset_misaligned_delegation(struct kvm_vcpu *vcpu) +{ + struct kvm_vcpu_config *cfg = &vcpu->arch.cfg; + + cfg->hedeleg &= ~MIS_DELEG; +} + static long kvm_sbi_fwft_set_misaligned_delegation(struct kvm_vcpu *vcpu, struct kvm_sbi_fwft_config *conf, unsigned long value) @@ -124,6 +138,11 @@ static bool kvm_sbi_fwft_pointer_masking_pmlen_supported(struct kvm_vcpu *vcpu) return fwft->have_vs_pmlen_7 || fwft->have_vs_pmlen_16; } +static void kvm_sbi_fwft_reset_pointer_masking_pmlen(struct kvm_vcpu *vcpu) +{ + vcpu->arch.cfg.henvcfg &= ~ENVCFG_PMM; +} + static long kvm_sbi_fwft_set_pointer_masking_pmlen(struct kvm_vcpu *vcpu, struct kvm_sbi_fwft_config *conf, unsigned long value) @@ -180,6 +199,7 @@ static const struct kvm_sbi_fwft_feature features[] = { { .id = SBI_FWFT_MISALIGNED_EXC_DELEG, .supported = kvm_sbi_fwft_misaligned_delegation_supported, + .reset = kvm_sbi_fwft_reset_misaligned_delegation, .set = kvm_sbi_fwft_set_misaligned_delegation, .get = kvm_sbi_fwft_get_misaligned_delegation, }, @@ -187,6 +207,7 @@ static const struct kvm_sbi_fwft_feature features[] = { { .id = SBI_FWFT_POINTER_MASKING_PMLEN, .supported = kvm_sbi_fwft_pointer_masking_pmlen_supported, + .reset = kvm_sbi_fwft_reset_pointer_masking_pmlen, .set = kvm_sbi_fwft_set_pointer_masking_pmlen, .get = kvm_sbi_fwft_get_pointer_masking_pmlen, }, @@ -321,11 +342,16 @@ static void kvm_sbi_ext_fwft_deinit(struct kvm_vcpu *vcpu) static void kvm_sbi_ext_fwft_reset(struct kvm_vcpu *vcpu) { - int i; struct kvm_sbi_fwft *fwft = vcpu_to_fwft(vcpu); + const struct kvm_sbi_fwft_feature *feature; + int i; - for (i = 0; i < ARRAY_SIZE(features); i++) + for (i = 0; i < ARRAY_SIZE(features); i++) { fwft->configs[i].flags = 0; + feature = &features[i]; + if (feature->reset) + feature->reset(vcpu); + } } const struct kvm_vcpu_sbi_extension vcpu_sbi_ext_fwft = { -- 2.43.0 _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv