From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pj1-f74.google.com (mail-pj1-f74.google.com [209.85.216.74]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AEE5825A2B5 for ; Fri, 29 Aug 2025 04:11:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.74 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756440722; cv=none; b=j58jZUm4rGBYjBrErjdm64tSGVmwFR0FSPAOtypeugLBgp8G29MPjJ6wSziwvYrIwRV9UlPKeQ4Upctjg85R6XvPi1IfPc6Y5fRYJSbcbKa/H6m8OED+oaFN/JdToIhM9sKDXxXZP/ES/27asoslGKe5YxNp11WteeHUgw8/4EE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1756440722; c=relaxed/simple; bh=X3vDvjqvG35mcSBEKEiYMzoLULKRdAJqjV/Yzj+ZVkc=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Content-Type; b=egWFnemvibPD0PF7+YUVSSzWzlonc5Fap19RPz6b1xWECgc6mPDTDlE6oP4H09LJX2SPabsLfi+ZBoBlvB76uYNFWUyrqlFqfNwBmBipUYHeQINyA8CzBjWLM58exZ0pqsW8pQPQThjWdgy0R1VHdfzrRNl6ggEaDLAxvw4ejaI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--irogers.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=oVnSI49j; arc=none smtp.client-ip=209.85.216.74 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--irogers.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="oVnSI49j" Received: by mail-pj1-f74.google.com with SMTP id 98e67ed59e1d1-327b00af618so1411707a91.1 for ; Thu, 28 Aug 2025 21:11:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1756440719; x=1757045519; darn=vger.kernel.org; h=to:from:subject:message-id:references:mime-version:in-reply-to:date :from:to:cc:subject:date:message-id:reply-to; bh=xGiCxp5GflCgGqMJOf1XbJaq5kTmFoGK28ybOIk7s4o=; b=oVnSI49j4UJI/QXwh9BnpFXWp31FNqRAz02CmbhzNA/MNZmyjQSNdaxs4sqJ4jBQCM 6yTRP21+2lnS7rNbs75V1Tr/r62KO8Pl/TeZhtKqdGL+4DJeoAdOMJTvSvqH4e926qzo Izfh8fIHgfdcplTh63xUc22yGA0Xn3EnfV4VR5id7q/BXQrPhM0ka3VtkwkNcUn03IXA 7L4oJLiudl7+1fwFetLx5BEzbnAvTJlfAWAKD2VYb7BPkPQhVe40w6VGbNl7/eUpawFb hCMOVWB65loMnRWIYbNIMGrpdn+HZV1GMnooT82GT6piwsKfPu4dk7gczrxCTq3bRX3d nEAQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1756440719; x=1757045519; h=to:from:subject:message-id:references:mime-version:in-reply-to:date :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=xGiCxp5GflCgGqMJOf1XbJaq5kTmFoGK28ybOIk7s4o=; b=tsZnBBHZtU98TCF3YjLxRhIwVM6jX47kfmzaY6S4lVevnSyeuppb6+FQvj7J6KWMGb 3IU/S7beCrD+WyothaMSMsBsHQ8t2rlPea2dXmxrPJOk2nDCOVQ6pWZfyZ1UAe963y1a S7qjghGQk6s70LtOE9idAZEXKu+Q5Ke+QqgaE7HZSg88eNwKikdp2zMv86pgHwfFbJGl pKvf+Q7DYT3GFquJuwVS/0Apn0YChPI/VlvoUy/UQ4MF/AAhjZWnpsQRkgFYk60IO5TR YUntitsfDrntw6vokPN9+VHTbrXDw7gSWs+/MF++4IfnB/Jo6p8wOVRsOjiBb6AMuihe WEWQ== X-Forwarded-Encrypted: i=1; AJvYcCVuxMr1Ppe/jJxJmqGFRQ+bUIwEdRABjdtTjJKiSs1znbIyikZCjSknfZvgJNc8+U6RFHhEEQlNkl4VusYG5Gyb@vger.kernel.org X-Gm-Message-State: AOJu0YzBUDapbdzHz1bZbfbbPv6kZDyfyVxtOYYvhhJjJ3nbkWzvkXdu 4i1aTmWsrM+upG6786OowVGT22c6YzDLC/a/6+X6OVytgdTjN2QVPHQHcqrygRa+VKUEbkjE0oX 995UtVjtZ3g== X-Google-Smtp-Source: AGHT+IFviBrND5KcpsivYt/iPIiB+1Bd1BHNBZ/v+eXs/k9kIhgmfVo1ny8/q2pD7hGreoWxfy79hHMDEwvb X-Received: from pjvf12.prod.google.com ([2002:a17:90a:da8c:b0:325:8fba:708c]) (user=irogers job=prod-delivery.src-stubby-dispatcher) by 2002:a17:90b:2f85:b0:327:734a:ae7c with SMTP id 98e67ed59e1d1-327734ab066mr9763475a91.13.1756440719022; Thu, 28 Aug 2025 21:11:59 -0700 (PDT) Date: Thu, 28 Aug 2025 21:10:57 -0700 In-Reply-To: <20250829041104.4186320-1-irogers@google.com> Precedence: bulk X-Mailing-List: linux-perf-users@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <20250829041104.4186320-1-irogers@google.com> X-Mailer: git-send-email 2.51.0.318.gd7df087d1a-goog Message-ID: <20250829041104.4186320-17-irogers@google.com> Subject: [PATCH v5 16/22] perf jevents: Add mem_bw metric for Intel From: Ian Rogers To: Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Namhyung Kim , Mark Rutland , Alexander Shishkin , Jiri Olsa , Ian Rogers , Adrian Hunter , Kan Liang , James Clark , Xu Yang , linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org, John Garry , Jing Zhang , Sandipan Das , Benjamin Gray , Perry Taylor , Samantha Alt , Caleb Biggers , Weilin Wang , Edward Baker , Thomas Falcon Content-Type: text/plain; charset="UTF-8" Break down memory bandwidth using uncore counters. For many models this matches the memory_bandwidth_* metrics, but these metrics aren't made available on all models. Add support for free running counters. Query the event json when determining which what events/counters are available. Signed-off-by: Ian Rogers --- tools/perf/pmu-events/intel_metrics.py | 62 ++++++++++++++++++++++++++ 1 file changed, 62 insertions(+) diff --git a/tools/perf/pmu-events/intel_metrics.py b/tools/perf/pmu-events/intel_metrics.py index 262bfd539262..82a5b037edf9 100755 --- a/tools/perf/pmu-events/intel_metrics.py +++ b/tools/perf/pmu-events/intel_metrics.py @@ -800,6 +800,67 @@ def IntelLdSt() -> Optional[MetricGroup]: ], description = "Breakdown of load/store instructions") +def UncoreMemBw() -> Optional[MetricGroup]: + mem_events = [] + try: + mem_events = json.load(open(f"{os.path.dirname(os.path.realpath(__file__))}" + f"/arch/x86/{args.model}/uncore-memory.json")) + except: + pass + + ddr_rds = 0 + ddr_wrs = 0 + ddr_total = 0 + for x in mem_events: + if "EventName" in x: + name = x["EventName"] + if re.search("^UNC_MC[0-9]+_RDCAS_COUNT_FREERUN", name): + ddr_rds += Event(name) + elif re.search("^UNC_MC[0-9]+_WRCAS_COUNT_FREERUN", name): + ddr_wrs += Event(name) + #elif re.search("^UNC_MC[0-9]+_TOTAL_REQCOUNT_FREERUN", name): + # ddr_total += Event(name) + + if ddr_rds == 0: + try: + ddr_rds = Event("UNC_M_CAS_COUNT.RD") + ddr_wrs = Event("UNC_M_CAS_COUNT.WR") + except: + return None + + ddr_total = ddr_rds + ddr_wrs + + pmm_rds = 0 + pmm_wrs = 0 + try: + pmm_rds = Event("UNC_M_PMM_RPQ_INSERTS") + pmm_wrs = Event("UNC_M_PMM_WPQ_INSERTS") + except: + pass + + pmm_total = pmm_rds + pmm_wrs + + scale = 64 / 1_000_000 + return MetricGroup("lpm_mem_bw", [ + MetricGroup("lpm_mem_bw_ddr", [ + Metric("lpm_mem_bw_ddr_read", "DDR memory read bandwidth", + d_ratio(ddr_rds, interval_sec), f"{scale}MB/s"), + Metric("lpm_mem_bw_ddr_write", "DDR memory write bandwidth", + d_ratio(ddr_wrs, interval_sec), f"{scale}MB/s"), + Metric("lpm_mem_bw_ddr_total", "DDR memory write bandwidth", + d_ratio(ddr_total, interval_sec), f"{scale}MB/s"), + ], description = "DDR Memory Bandwidth"), + MetricGroup("lpm_mem_bw_pmm", [ + Metric("lpm_mem_bw_pmm_read", "PMM memory read bandwidth", + d_ratio(pmm_rds, interval_sec), f"{scale}MB/s"), + Metric("lpm_mem_bw_pmm_write", "PMM memory write bandwidth", + d_ratio(pmm_wrs, interval_sec), f"{scale}MB/s"), + Metric("lpm_mem_bw_pmm_total", "PMM memory write bandwidth", + d_ratio(pmm_total, interval_sec), f"{scale}MB/s"), + ], description = "PMM Memory Bandwidth") if pmm_rds != 0 else None, + ], description = "Memory Bandwidth") + + def main() -> None: global _args @@ -836,6 +897,7 @@ def main() -> None: IntelMlp(), IntelPorts(), IntelSwpf(), + UncoreMemBw(), ]) -- 2.51.0.318.gd7df087d1a-goog