From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 9533ECAC5BB for ; Wed, 1 Oct 2025 18:33:33 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=ybvET+dYvelCR0TmdwasAPl32rOq71XRMo1RBWFMv14=; b=U0UznxDlWEQoDd qrpnvxZULVqRdXpS6T9t8W5kUQFNpf32NEIbzPr2VcOtFXoDltHm3DHTphp/2Fg0EVdEM83bzJPni CjPw/x2N+yscN88H08NObFOBIfASY7yBCjHr0Ir2T/0VULueIP8j5r2tZxJNONgk67qe0b7mgus1S LOYhY0aVGPMcSCOuWDzA52qiXsalgcgI0ctxlaAnF2DLRpKhjtsXxP8l4WHbP8TTJx+pn3O8VWNcn As+S1cZ2zYE+aLb7U8Y3BVJ649LM4WlDKQYl5IfRVrtA350l0sCCREcSB1MpMd3WYduFBc4XTgvmi YwmkR/pqDsRMgQJ2K7pQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux)) id 1v41dn-00000008lF1-35Me; Wed, 01 Oct 2025 18:33:27 +0000 Received: from sea.source.kernel.org ([2600:3c0a:e001:78e:0:1991:8:25]) by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux)) id 1v41dl-00000008lEV-1xQ9 for linux-riscv@lists.infradead.org; Wed, 01 Oct 2025 18:33:26 +0000 Received: from smtp.kernel.org (transwarp.subspace.kernel.org [100.75.92.58]) by sea.source.kernel.org (Postfix) with ESMTP id D96764093C; Wed, 1 Oct 2025 18:33:24 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 25BC5C4CEF9; Wed, 1 Oct 2025 18:33:24 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1759343604; bh=ZLIoi/NYFfvh7MIGr5zx8UVJQvY41XwspSGk66LmUh0=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=jQWE0MOnhjMNSXVa/1zMRyDFAdNQm/EYGzhoxA0dysuEBW5+sHphaUoLTcrA3fhZE SATTt5c3i8IngdVcWA59VotNW/5nrxzWkHzxi+wbf5i7hoVihA4k6a0y1X6aQ87X9U bAhkHrcLC6Z/47y0IEhk439RnjbvtZEGT/PrBVnvrno6OAkpDpbwOzWAua12TyVEjH yNBG1HS/l1D5Isj0UQrlyg1GiQb2dw4FZnOprZbWQan/TCQ7J/GjUVTo0qWmTn7byA FlvITMTH9WrbipDPvhIAmjRcZRd0DmHruMt8RCP4fFT26VrHaS3dojWa/ELJrsLrLL N5ZfjZ/AMpwtQ== Date: Wed, 1 Oct 2025 11:33:21 -0700 From: Eric Biggers To: Linus Torvalds Cc: Ben Dooks , Paul Walmsley , linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [GIT PULL] RISC-V updates for v6.18-rc1 Message-ID: <20251001183321.GA2760@quark> References: <2c804359-3d43-0fba-7173-a87f9aec4bd2@kernel.org> <066d70c7-b0a7-45e5-9337-17901bc95664@codethink.co.uk> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20251001_113325_543272_173A0F28 X-CRM114-Status: GOOD ( 29.59 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org T24gVHVlLCBTZXAgMzAsIDIwMjUgYXQgMDQ6NTM6MjRQTSAtMDcwMCwgTGludXMgVG9ydmFsZHMg d3JvdGU6Cj4gT24gVHVlLCAzMCBTZXB0IDIwMjUgYXQgMDk6MDQsIExpbnVzIFRvcnZhbGRzCj4g PHRvcnZhbGRzQGxpbnV4LWZvdW5kYXRpb24ub3JnPiB3cm90ZToKPiA+Cj4gPiBPaCBDaHJpc3Qu IElzIHNvbWVib2R5IHNlcmlvdXNseSB3b3JraW5nIG9uIEJFIHN1cHBvcnQgaW4gMjAyNT8KPiAK PiBPaywgSSBqdXN0IGdvb2dsZWQgdGhpcywgYW5kIEkgYW0gcHV0dGluZyBteSBmb290IGRvd246 Cj4gCj4gIFdFIEFSRSBOT1QgUFJFRU1QVElWRUxZIFNVUFBPUlRJTkcgQklHLUVORElBTiBPTiBS SVNDLVYKPiAKPiBUaGUgZG9jdW1lbnRlZCAicmVhc29uaW5nIiBmb3IgdGhhdCBjcmF6aW5lc3Mg aXMgdG9vIHN0dXBpZCBmb3Igd29yZHMsCj4gYnV0IHNpbmNlIHJpc2N2Lm9yZyBkaWQgcHV0IGl0 IGluIHdvcmRzLCBJJ2xsIGp1c3QgcXVvdGUgdGhvc2Ugd29yZHMKPiBoZXJlOgo+IAo+ICAiVGhl cmUgYXJlIHN0aWxsIGFwcGxpY2F0aW9ucyB3aGVyZSB0aGUgd2F5IGRhdGEgaXMgc3RvcmVkIG1h dHRlcnMsCj4gc3VjaCBhcyB0aGUgcHJvdG9jb2xzIHRoYXQgbW92ZSBkYXRhIGFjcm9zcyB0aGUg SW50ZXJuZXQsIHdoaWNoIGFyZQo+IGRlZmluZWQgYXMgYmlnLWVuZGlhbi4gU28gd2hlbiBhIGxp dHRsZS1lbmRpYW4gc3lzdGVtIG5lZWRzIHRvIGluc3BlY3QKPiBvciBtb2RpZnkgYSBuZXR3b3Jr IHBhY2tldCwgaXQgaGFzIHRvIHN3YXAgdGhlIGJpZy1lbmRpYW4gdmFsdWVzIHRvCj4gbGl0dGxl LWVuZGlhbiBhbmQgYmFjaywgYSBwcm9jZXNzIHRoYXQgY2FuIHRha2UgYXMgbWFueSBhcyAxMC0y MAo+IGluc3RydWN0aW9ucyBvbiBhIFJJU0MtViB0YXJnZXQgd2hpY2ggZG9lc27igJl0IGltcGxl bWVudCB0aGUgWmJiCj4gZXh0ZW5zaW9uIgo+IAo+IEluIG90aGVyIHdvcmRzLCBpdCBpcyBzdWdn ZXN0aW5nIHRoYXQgUklTQy1WIGFkZCBhIGJpZy1lbmRpYW4gbW9kZSBkdWUgdG8KPiAKPiAgKGEp IGludGVybmV0IHByb3RvY29scyAtIHdoZXJlIGJ5dGUgc3dhcHBpbmcgaXMgbm90IGFuIGlzc3Vl Cj4gCj4gIChiKSB1c2luZyAic29tZSBSSVNDLVYgaW1wbGVtZW50YXRpb25zIGRvbid0IGRvIHRo ZSBleGlzdGluZyBaYmIKPiBleHRlbnNpb24iIGFzIGFuIGV4Y3VzZQo+IAo+IFRoaXMgaXMgcGxh aW4gaW5zYW5pdHkuIEZpcnN0IG9mZiwgZXZlbiBpZiBieXRlIHN3YXBwaW5nIHdhcyBhIHJlYWwK PiBjb3N0IGZvciBuZXR3b3JraW5nIC0gaXQncyBub3QsIHRoZSByZWFsIGNvc3RzIHRlbmQgdG8g YmUgYWxsIGluCj4gbWVtb3J5IHN1YnN5c3RlbXMgLSBqdXN0IGltcGxlbWVudCB0aGUgZGFtbiBa YmIgZXh0ZW5zaW9uLgo+IAo+IERvbid0IGdvICJ3ZSdyZSB0b28gaW5jb21wZXRlbnQgdG8gaW1w bGVtZW50IFpiYiwgc28gd2UncmUgbm93IGFza2luZwo+IHRoYXQgRVZFUllCT0RZIEVMU0UgZmVl bCB0aGUgcGFpbiBvZiBhIG11Y2ggKndvcnNlKiBleHRlbnNpb24gYW5kCj4gZnJhZ21lbnRpbmcg UklTQy1WIGZ1cnRoZXIiLgo+IAo+IEknbSBob3BpbmcgdGhpcyBpcyBzb21lIEFwcmlsIGZvb2xz IGpva2UsIGJ1dCB0aGF0IHBhZ2UgaXMgZGF0ZWQKPiAiTWFyY2ggMTAsIDIwMjUiLiBDbG9zZSwg YnV0IG5vdCBjbG9zZSBlbm91Z2guCj4gCj4gVGhpcyBpcyB0aGUga2luZCBvZiBzaWxseSBzdHVm ZiB0aGF0IGp1c3QgbWFrZXMgUklTQy1WIGxvb2sgYmFkLgo+IAo+IEJlbiAtIEknbSBhZnJhaWQg dGhhdCB0aGF0IHBhZ2UgaGFzICJmdXJ0aGVyIHJlYWRpbmciIHBvaW50aW5nIHRvIGNvZGV0aGlu ay4KPiAKPiBJIHNlZSBzb21lIENPTkZJR19DUFVfQklHX0VORElBTiBoYXMgYWxyZWFkeSBtYWRl IGl0IGluLCBidXQgdGhpcwo+IG5lZWRzIHRvIHN0b3AuCj4gCj4gVGhlIG1haW5saW5lIGtlcm5l bCBpcyBmb3IgbWFpbmxpbmUgZGV2ZWxvcG1lbnQuIE5vdCBmb3IgcmFuZG9tCj4gZXhwZXJpbWVu dHMgdGhhdCBtYWtlIHRoZSB3b3JsZCBhIHdvcnNlIHBsYWNlLgo+IAo+IEFuZCB5ZXMsIHdlJ3Jl IG9wZW4gc291cmNlLCBhbmQgdGhhdCB2ZXJ5IG11Y2ggbWVhbnMgdGhhdCBhbnlib2R5IGlzCj4g bW9yZSB0aGFuIHdlbGNvbWUgdG8gdHJ5IHRvIHByb3ZlIG1lIHdyb25nLgo+IAo+IElmIGl0IHR1 cm5zIG91dCB0aGF0IEJFIFJJU0MtViBiZWNvbWVzIGEgcmVhbCB0aGluZyB0aGF0IGlzIHJlbGV2 YW50Cj4gYW5kIGFjdHVhbGx5IGZpbmRzIGEgcGxhY2UgaW4gdGhlIFJJU0MtViBlY29zeXN0ZW0s IHRoZW4gX29mX2NvdXJzZV8KPiB3ZSBzaG91bGQgc3VwcG9ydCBpdCBhdCB0aGF0IHBvaW50IGlu IHRoZSBtYWlubGluZSBrZXJuZWwuCj4gCj4gQnV0IEkgcmVhbGx5IGRvIHRoaW5rIHRoYXQgaXQg YWN0dWFsbHkgbWFrZXMgUklTQy1WIG9ubHkgd29yc2UsIGFuZAo+IHRoYXQgd2Ugc2hvdWxkICpu b3QqIGFjdGl2ZWx5IGhlbHAgdGhlIGZyYWdtZW50YXRpb24uCgorMS4gIFBsZWFzZSwgbGV0J3Mg bm90IGRvIGJpZyBlbmRpYW4gUklTQy1WIGtlcm5lbHMgOigKClRoaXMgbWlzdGFrZSB3YXMgbWFk ZSBmb3IgYXJtNjQsIGl0J3MgZmluYWxseSBnZXR0aW5nIGZpeGVkLgpTZWUgaHR0cHM6Ly9sb3Jl Lmtlcm5lbC5vcmcvci8yMDI1MDkxOTE4NDAyNS4xNTQxNi0xLXdpbGxAa2VybmVsLm9yZy8KTGV0 J3Mgbm90IG1ha2UgdGhlIHNhbWUgbWlzdGFrZSBhZ2Fpbi4KCkFuZCBhcyBzb21lb25lIHdobyB3 b3JrcyBvbiBvcHRpbWl6ZWQgY3J5cHRvIGFuZCBDUkMgY29kZSwgdGhlIGFybTY0IGJpZwplbmRp YW4ga2VybmVsIHN1cHBvcnQgaGFzIGFsd2F5cyBiZWVuIHJlYWxseSBwcm9ibGVtYXRpYy4gIEl0 J3MgcmFyZWx5CnRlc3RlZCwgYW5kIGNvZGUgdGhhdCBwcm9kdWNlcyBpbmNvcnJlY3Qgb3V0cHV0 cyBvbiBhcm02NCBiaWcgZW5kaWFuCnJlZ3VsYXJseSBnZXRzIGNvbW1pdHRlZCBhbmQgcmVsZWFz ZWQuICBJdCBzb21ldGltZXMgZ2V0cyBmaXhlZCwgYnV0IG5vdAphbHdheXM7IGN1cnJlbnRseSB0 aGUgYXJtNjQgU00zIGFuZCBTTTQgY29kZSBwcm9kdWNlcyBpbmNvcnJlY3Qgb3V0cHV0cwpvbiBi aWcgZW5kaWFuIGluIG1haW5saW5lLiAgKEkgZG9uJ3QgcmVhbGx5IGNhcmUgZW5vdWdoIHRvIGZp eCBpdCwgVEJILikKCkkgcmVjZW50bHkgYWRkZWQgYXJtNjQgYmlnIGVuZGlhbiB0byBteSBvd24g dGVzdGluZyBtYXRyaXguICBCdXQgSSBsb29rCmZvcndhcmQgdG8gZHJvcHBpbmcgdGhhdCwgYXMg d2VsbCBhcyAqbm90KiBoYXZpbmcgdG8gc3RhcnQgdGVzdGluZyBvbgpSSVNDLVYgYmlnIGVuZGlh biB0b28uLi4KCk9mIGNvdXJzZSwgdGhhdCdzIGp1c3Qgb25lIGV4YW1wbGUgZnJvbSBteSBvd24g ZXhwZXJpZW5jZS4gIFRoZXJlJ3MgYQpsb3QgbW9yZSB0aGF0IENPTkZJR19DUFVfQklHX0VORElB TiBjcmVhdGVzIHByb2JsZW1zIGZvci4KCi0gRXJpYwoKX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX18KbGludXgtcmlzY3YgbWFpbGluZyBsaXN0CmxpbnV4LXJp c2N2QGxpc3RzLmluZnJhZGVhZC5vcmcKaHR0cDovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFpbG1h bi9saXN0aW5mby9saW51eC1yaXNjdgo= From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 32FEF258EDF for ; Wed, 1 Oct 2025 18:33:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1759343605; cv=none; b=Ym3vqLZZJF/VO1CDkxMTvv2/xIb150G9PMQaClRn0La17cQ19gVLtmbHqqTylQvJ+gGuDKAglRRF2BunufGhtc2yZ1lgaZDBwWhvgeJZvjGtqYb0wm2QUoMuH/RxvRhZXGKEW23jrAiLncnheD+eWgcOGszPLn2zGcp6JOkxkV8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1759343605; c=relaxed/simple; bh=ZLIoi/NYFfvh7MIGr5zx8UVJQvY41XwspSGk66LmUh0=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=RExUbzfhxmB9n6AIDKxMqxv1vkY3XDj5SLPUY6NftCUpHlyvXQhHKgTflT4U/4eoBEhmPm8iSO2Fn6+jbK3ipbRphVVXlFktCfn2N1pGI1lQqnAq2fq+5Mr38+kSSUn+1H7aKglE5IngZp8V9dOm+yPnTVRleo6ayQKE9XyZ7rM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=jQWE0MOn; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="jQWE0MOn" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 25BC5C4CEF9; Wed, 1 Oct 2025 18:33:24 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1759343604; bh=ZLIoi/NYFfvh7MIGr5zx8UVJQvY41XwspSGk66LmUh0=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=jQWE0MOnhjMNSXVa/1zMRyDFAdNQm/EYGzhoxA0dysuEBW5+sHphaUoLTcrA3fhZE SATTt5c3i8IngdVcWA59VotNW/5nrxzWkHzxi+wbf5i7hoVihA4k6a0y1X6aQ87X9U bAhkHrcLC6Z/47y0IEhk439RnjbvtZEGT/PrBVnvrno6OAkpDpbwOzWAua12TyVEjH yNBG1HS/l1D5Isj0UQrlyg1GiQb2dw4FZnOprZbWQan/TCQ7J/GjUVTo0qWmTn7byA FlvITMTH9WrbipDPvhIAmjRcZRd0DmHruMt8RCP4fFT26VrHaS3dojWa/ELJrsLrLL N5ZfjZ/AMpwtQ== Date: Wed, 1 Oct 2025 11:33:21 -0700 From: Eric Biggers To: Linus Torvalds Cc: Ben Dooks , Paul Walmsley , linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [GIT PULL] RISC-V updates for v6.18-rc1 Message-ID: <20251001183321.GA2760@quark> References: <2c804359-3d43-0fba-7173-a87f9aec4bd2@kernel.org> <066d70c7-b0a7-45e5-9337-17901bc95664@codethink.co.uk> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: On Tue, Sep 30, 2025 at 04:53:24PM -0700, Linus Torvalds wrote: > On Tue, 30 Sept 2025 at 09:04, Linus Torvalds > wrote: > > > > Oh Christ. Is somebody seriously working on BE support in 2025? > > Ok, I just googled this, and I am putting my foot down: > > WE ARE NOT PREEMPTIVELY SUPPORTING BIG-ENDIAN ON RISC-V > > The documented "reasoning" for that craziness is too stupid for words, > but since riscv.org did put it in words, I'll just quote those words > here: > > "There are still applications where the way data is stored matters, > such as the protocols that move data across the Internet, which are > defined as big-endian. So when a little-endian system needs to inspect > or modify a network packet, it has to swap the big-endian values to > little-endian and back, a process that can take as many as 10-20 > instructions on a RISC-V target which doesn’t implement the Zbb > extension" > > In other words, it is suggesting that RISC-V add a big-endian mode due to > > (a) internet protocols - where byte swapping is not an issue > > (b) using "some RISC-V implementations don't do the existing Zbb > extension" as an excuse > > This is plain insanity. First off, even if byte swapping was a real > cost for networking - it's not, the real costs tend to be all in > memory subsystems - just implement the damn Zbb extension. > > Don't go "we're too incompetent to implement Zbb, so we're now asking > that EVERYBODY ELSE feel the pain of a much *worse* extension and > fragmenting RISC-V further". > > I'm hoping this is some April fools joke, but that page is dated > "March 10, 2025". Close, but not close enough. > > This is the kind of silly stuff that just makes RISC-V look bad. > > Ben - I'm afraid that that page has "further reading" pointing to codethink. > > I see some CONFIG_CPU_BIG_ENDIAN has already made it in, but this > needs to stop. > > The mainline kernel is for mainline development. Not for random > experiments that make the world a worse place. > > And yes, we're open source, and that very much means that anybody is > more than welcome to try to prove me wrong. > > If it turns out that BE RISC-V becomes a real thing that is relevant > and actually finds a place in the RISC-V ecosystem, then _of_course_ > we should support it at that point in the mainline kernel. > > But I really do think that it actually makes RISC-V only worse, and > that we should *not* actively help the fragmentation. +1. Please, let's not do big endian RISC-V kernels :( This mistake was made for arm64, it's finally getting fixed. See https://lore.kernel.org/r/20250919184025.15416-1-will@kernel.org/ Let's not make the same mistake again. And as someone who works on optimized crypto and CRC code, the arm64 big endian kernel support has always been really problematic. It's rarely tested, and code that produces incorrect outputs on arm64 big endian regularly gets committed and released. It sometimes gets fixed, but not always; currently the arm64 SM3 and SM4 code produces incorrect outputs on big endian in mainline. (I don't really care enough to fix it, TBH.) I recently added arm64 big endian to my own testing matrix. But I look forward to dropping that, as well as *not* having to start testing on RISC-V big endian too... Of course, that's just one example from my own experience. There's a lot more that CONFIG_CPU_BIG_ENDIAN creates problems for. - Eric