All of lore.kernel.org
 help / color / mirror / Atom feed
From: kernel test robot <lkp@intel.com>
To: oe-kbuild@lists.linux.dev
Cc: lkp@intel.com
Subject: [conor:pinctrl 9/14] Documentation/devicetree/bindings/pinctrl/microchip,mpfs-pinctrl-mssio.yaml:95:1: [warning] too many blank lines (2 > 1) (empty-lines)
Date: Wed, 31 Dec 2025 19:42:34 +0100	[thread overview]
Message-ID: <202512311908.l3YhkwlV-lkp@intel.com> (raw)

:::::: 
:::::: Manual check reason: "dtcheck: binding changes may go via different trees"
:::::: 

BCC: lkp@intel.com
CC: oe-kbuild-all@lists.linux.dev
TO: Conor Dooley <conor+lkp@kernel.org>

tree:   https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux.git pinctrl
head:   a8805fb8a49841ef67f240537e28ed40ce539661
commit: 46b4a4b77e6a6e030c2ed93f25c55826250b1669 [9/14] dt-bindings: pinctrl: document polarfire soc mssio pin controller
:::::: branch date: 11 days ago
:::::: commit date: 11 days ago
config: arc-randconfig-2051-20251231 (https://download.01.org/0day-ci/archive/20251231/202512311908.l3YhkwlV-lkp@intel.com/config)
compiler: arc-linux-gcc (GCC) 10.5.0
dtschema version: 2025.12
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20251231/202512311908.l3YhkwlV-lkp@intel.com/reproduce)

If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@intel.com>
| Closes: https://lore.kernel.org/r/202512311908.l3YhkwlV-lkp@intel.com/

dtcheck warnings: (new ones prefixed by >>)
   Documentation/devicetree/bindings/pinctrl/pincfg-node.yaml:212:6: [warning] wrong indentation: expected 6 but found 5 (indentation)
>> Documentation/devicetree/bindings/pinctrl/microchip,mpfs-pinctrl-mssio.yaml:95:1: [warning] too many blank lines (2 > 1) (empty-lines)

vim +95 Documentation/devicetree/bindings/pinctrl/microchip,mpfs-pinctrl-mssio.yaml

46b4a4b77e6a6e0 Conor Dooley 2025-09-29   8  
46b4a4b77e6a6e0 Conor Dooley 2025-09-29   9  maintainers:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  10    - Conor Dooley <conor.dooley@microchip.com>
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  11  
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  12  properties:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  13    compatible:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  14      oneOf:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  15        - const: microchip,mpfs-pinctrl-mssio
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  16        - items:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  17            - const: microchip,pic64gx-pinctrl-mssio
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  18            - const: microchip,mpfs-pinctrl-mssio
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  19  
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  20    reg:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  21      maxItems: 1
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  22  
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  23    pinctrl-use-default: true
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  24  
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  25  patternProperties:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  26    '-cfg$':
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  27      type: object
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  28      additionalProperties: false
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  29  
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  30      patternProperties:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  31        '-pins$':
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  32          type: object
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  33          additionalProperties: false
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  34  
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  35          allOf:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  36            - $ref: pincfg-node.yaml#
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  37            - $ref: pinmux-node.yaml#
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  38  
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  39          properties:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  40            pins:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  41              description:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  42                The list of IOs that properties in the pincfg node apply to.
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  43  
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  44            function:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  45              description:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  46                A string containing the name of the function to mux for these
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  47                pins. The "reserved" function tristates a pin.
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  48              enum: [ sd, emmc, qspi, spi, usb, uart, i2c, can, mdio, misc
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  49                      reserved, gpio, fabric-test, tied-low, tied-high, tristate ]
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  50  
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  51            bias-bus-hold: true
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  52            bias-disable: true
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  53            bias-pull-down: true
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  54            bias-pull-up: true
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  55            input-schmitt-enable: true
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  56            low-power-enable: true
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  57  
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  58            drive-strength:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  59              enum: [ 2, 4, 6, 8, 10, 12, 16, 20 ]
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  60  
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  61            microchip,bank-voltage-microvolt:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  62              description:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  63                Which bank voltage to use. This cannot differ for pins in a
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  64                given bank, the whole bank uses the same voltage.
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  65              enum: [ 1200000, 1500000, 1800000, 2500000, 3300000 ]
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  66  
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  67            microchip,clamp-diode:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  68              $ref: /schemas/types.yaml#/definitions/flag
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  69              description:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  70                Reflects the "Clamp Diode" setting in the MSS Configurator for
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  71                this pin. This setting controls whether or not input voltage
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  72                clamping should be enabled.
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  73  
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  74            microchip,ibufmd:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  75              $ref: /schemas/types.yaml#/definitions/uint32
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  76              default: 0
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  77              description:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  78                Reflects the "IBUFMD" bits in the MSS Configurator output files
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  79                for this pin.
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  80  
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  81          required:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  82            - pins
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  83            - function
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  84            - microchip,bank-voltage-microvolt
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  85  
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  86          if:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  87            properties:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  88              microchip,bank-voltage-microvolt:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  89                contains:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  90                  enum: [ 1200000, 1500000, 1800000 ]
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  91          then:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  92            required:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  93              - input-schmitt-enable
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  94  
46b4a4b77e6a6e0 Conor Dooley 2025-09-29 @95  
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  96  required:
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  97    - compatible
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  98    - reg
46b4a4b77e6a6e0 Conor Dooley 2025-09-29  99  

-- 
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki

                 reply	other threads:[~2025-12-31 18:42 UTC|newest]

Thread overview: [no followups] expand[flat|nested]  mbox.gz  Atom feed

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=202512311908.l3YhkwlV-lkp@intel.com \
    --to=lkp@intel.com \
    --cc=oe-kbuild@lists.linux.dev \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.