From: Jason Gunthorpe <jgg@nvidia.com>
To: Shameer Kolothum Thodi <skolothumtho@nvidia.com>
Cc: "eric.auger@redhat.com" <eric.auger@redhat.com>,
"qemu-arm@nongnu.org" <qemu-arm@nongnu.org>,
"qemu-devel@nongnu.org" <qemu-devel@nongnu.org>,
"peter.maydell@linaro.org" <peter.maydell@linaro.org>,
Nicolin Chen <nicolinc@nvidia.com>,
"ddutile@redhat.com" <ddutile@redhat.com>,
"berrange@redhat.com" <berrange@redhat.com>,
"clg@redhat.com" <clg@redhat.com>,
"alex@shazbot.org" <alex@shazbot.org>,
Nathan Chen <nathanc@nvidia.com>, Matt Ochs <mochs@nvidia.com>,
"smostafa@google.com" <smostafa@google.com>,
"wangzhou1@hisilicon.com" <wangzhou1@hisilicon.com>,
"jiangkunkun@huawei.com" <jiangkunkun@huawei.com>,
"jonathan.cameron@huawei.com" <jonathan.cameron@huawei.com>,
"zhangfei.gao@linaro.org" <zhangfei.gao@linaro.org>,
"zhenzhong.duan@intel.com" <zhenzhong.duan@intel.com>,
"yi.l.liu@intel.com" <yi.l.liu@intel.com>,
Krishnakant Jaju <kjaju@nvidia.com>
Subject: Re: [PATCH v9 31/37] hw/arm/smmuv3-accel: Add property to specify OAS bits
Date: Mon, 2 Feb 2026 12:00:00 -0400 [thread overview]
Message-ID: <20260202160000.GR2223369@nvidia.com> (raw)
In-Reply-To: <CH3PR12MB754835BE4A5C54387122504AAB9AA@CH3PR12MB7548.namprd12.prod.outlook.com>
On Mon, Feb 02, 2026 at 03:38:50PM +0000, Shameer Kolothum Thodi wrote:
> > We can treat ATS as a per-PCIe device property.. I think it would be
> > fine to tell the SMMU that it always has ATS support, it will never do
> > anything with it unless it sees a PCIe device with an ATS cap, and the
> > physical STE generated by the hypervisor should sanitize the EATS.
> >
> > BIOS overriding it should be reflected as the devices being reported
> > as not supporting ATS, qemu should have a per-device flag to disable
> > ATS.
>
> Do we have way to detect that(IOMMU_FWSPEC_PCI_RC_ATS) from
> userspace now?
I don't think so.. I was describing how I suspect that should work.
The iommu driver is the only entity that decides if ATS should be
enabled per-device, so it should report back to userspace in iommufd
if the device is allowed to enable ATS or not. That should roll up any
FW overrides and the PCI cap block.
Jason
next prev parent reply other threads:[~2026-02-02 16:00 UTC|newest]
Thread overview: 68+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-01-26 10:42 [PATCH v9 00/37] hw/arm/virt: Add support for user-creatable accelerated SMMUv3 Shameer Kolothum
2026-01-26 10:42 ` [PATCH v9 01/37] backends/iommufd: Introduce iommufd_backend_alloc_viommu Shameer Kolothum
2026-01-26 12:06 ` Yi Liu
2026-01-26 10:42 ` [PATCH v9 02/37] backends/iommufd: Introduce iommufd_backend_alloc_vdev Shameer Kolothum
2026-01-26 12:06 ` Yi Liu
2026-01-26 10:43 ` [PATCH v9 03/37] hw/arm/smmu-common: Factor out common helper functions and export Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 04/37] hw/arm/smmu-common: Make iommu ops part of SMMUState Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 05/37] hw/arm/smmuv3-accel: Introduce smmuv3 accel device Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 06/37] hw/arm/smmuv3-accel: Initialize shared system address space Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 07/37] hw/pci/pci: Move pci_init_bus_master() after adding device to bus Shameer Kolothum
2026-01-26 12:06 ` Yi Liu
2026-01-26 10:43 ` [PATCH v9 08/37] hw/pci/pci: Add optional supports_address_space() callback Shameer Kolothum
2026-01-26 12:06 ` Yi Liu
2026-01-26 10:43 ` [PATCH v9 09/37] hw/pci-bridge/pci_expander_bridge: Move TYPE_PXB_PCIE_DEV to header Shameer Kolothum
2026-01-26 12:06 ` Yi Liu
2026-01-26 10:43 ` [PATCH v9 10/37] hw/arm/smmuv3-accel: Restrict accelerated SMMUv3 to vfio-pci endpoints with iommufd Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 11/37] hw/arm/smmuv3: Implement get_viommu_cap() callback Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 12/37] hw/arm/smmuv3-accel: Add set/unset_iommu_device callback Shameer Kolothum
2026-04-15 13:02 ` Anton Kuchin
2026-04-15 14:59 ` Shameer Kolothum Thodi
2026-04-15 16:18 ` Anton Kuchin
2026-04-15 17:49 ` Shameer Kolothum Thodi
2026-01-26 10:43 ` [PATCH v9 13/37] hw/arm/smmuv3: propagate smmuv3_cmdq_consume() errors to caller Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 14/37] hw/arm/smmuv3-accel: Add nested vSTE install/uninstall support Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 15/37] hw/arm/smmuv3-accel: Install SMMUv3 GBPA based hwpt Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 16/37] hw/pci/pci: Introduce a callback to retrieve the MSI doorbell GPA directly Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 17/37] hw/arm/smmuv3-accel: Implement get_msi_direct_gpa callback Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 18/37] hw/arm/virt: Set msi-gpa property Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 19/37] hw/arm/smmuv3-accel: Add support to issue invalidation cmd to host Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 20/37] hw/arm/smmuv3: Initialize ID registers early during realize() Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 21/37] hw/arm/smmuv3-accel: Get host SMMUv3 hw info and validate Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 22/37] hw/pci-host/gpex: Allow to generate preserve boot config DSM #5 Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 23/37] hw/arm/virt: Set PCI preserve_config for accel SMMUv3 Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 24/37] tests/qtest/bios-tables-test: Prepare for IORT revison upgrade Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 25/37] hw/arm/virt-acpi-build: Add IORT RMR regions to handle MSI nested binding Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 26/37] tests/qtest/bios-tables-test: Update IORT blobs after revision upgrade Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 27/37] hw/arm/smmuv3: Block migration when accel is enabled Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 28/37] hw/arm/smmuv3: Add accel property for SMMUv3 device Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 29/37] hw/arm/smmuv3-accel: Add a property to specify RIL support Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 30/37] hw/arm/smmuv3-accel: Add support for ATS Shameer Kolothum
2026-01-26 10:43 ` [PATCH v9 31/37] hw/arm/smmuv3-accel: Add property to specify OAS bits Shameer Kolothum
2026-02-02 14:39 ` Eric Auger
2026-02-02 15:11 ` Shameer Kolothum Thodi
2026-02-02 15:19 ` Jason Gunthorpe
2026-02-02 15:38 ` Shameer Kolothum Thodi
2026-02-02 16:00 ` Jason Gunthorpe [this message]
2026-02-02 16:03 ` Shameer Kolothum Thodi
2026-02-10 15:12 ` Shameer Kolothum Thodi
2026-02-10 16:01 ` Eric Auger
2026-02-10 16:08 ` Shameer Kolothum Thodi
2026-03-04 7:47 ` Eric Auger
2026-03-04 8:26 ` Shameer Kolothum Thodi
2026-03-04 16:37 ` Eric Auger
2026-02-02 15:29 ` Eric Auger
2026-01-26 10:43 ` [PATCH v9 32/37] backends/iommufd: Retrieve PASID width from iommufd_backend_get_device_info() Shameer Kolothum
2026-01-26 12:06 ` Yi Liu
2026-01-26 10:43 ` [PATCH v9 33/37] backends/iommufd: Add get_pasid_info() callback Shameer Kolothum
2026-01-26 12:06 ` Yi Liu
2026-01-26 10:43 ` [PATCH v9 34/37] hw/pci: Add helper to insert PCIe extended capability at a fixed offset Shameer Kolothum
2026-01-26 12:07 ` Yi Liu
2026-01-26 14:17 ` Shameer Kolothum
2026-01-27 3:03 ` Yi Liu
2026-01-26 10:43 ` [PATCH v9 35/37] hw/pci: Factor out common PASID capability initialization Shameer Kolothum
2026-01-26 12:07 ` Yi Liu
2026-01-26 10:43 ` [PATCH v9 36/37] hw/vfio/pci: Synthesize PASID capability for vfio-pci devices Shameer Kolothum
2026-01-26 12:07 ` Yi Liu
2026-01-26 10:43 ` [PATCH v9 37/37] hw/arm/smmuv3-accel: Make SubstreamID support configurable Shameer Kolothum
2026-01-26 14:56 ` [PATCH v9 00/37] hw/arm/virt: Add support for user-creatable accelerated SMMUv3 Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260202160000.GR2223369@nvidia.com \
--to=jgg@nvidia.com \
--cc=alex@shazbot.org \
--cc=berrange@redhat.com \
--cc=clg@redhat.com \
--cc=ddutile@redhat.com \
--cc=eric.auger@redhat.com \
--cc=jiangkunkun@huawei.com \
--cc=jonathan.cameron@huawei.com \
--cc=kjaju@nvidia.com \
--cc=mochs@nvidia.com \
--cc=nathanc@nvidia.com \
--cc=nicolinc@nvidia.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=skolothumtho@nvidia.com \
--cc=smostafa@google.com \
--cc=wangzhou1@hisilicon.com \
--cc=yi.l.liu@intel.com \
--cc=zhangfei.gao@linaro.org \
--cc=zhenzhong.duan@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.