From: Tony Lindgren <tony@atomide.com>
To: Linus Walleij <linusw@kernel.org>
Cc: Billy Tsai <billy_tsai@aspeedtech.com>,
Haojian Zhuang <haojian.zhuang@linaro.org>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
"linux-omap@vger.kernel.org" <linux-omap@vger.kernel.org>,
"linux-gpio@vger.kernel.org" <linux-gpio@vger.kernel.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"andrew@codeconstruct.com.au" <andrew@codeconstruct.com.au>,
BMC-SW <BMC-SW@aspeedtech.com>
Subject: Re: [PATCH v2 0/3] pinctrl: single: bit-per-mux DT flexibility, probe robustness, and consistent pinconf offsets
Date: Mon, 9 Feb 2026 16:42:50 +0200 [thread overview]
Message-ID: <20260209144250.GC5376@atomide.com> (raw)
In-Reply-To: <CAD++jLkB26XNAosUdD2BigLw+=Hd6+VBsmv0fHawQ25e8rQhrQ@mail.gmail.com>
* Linus Walleij <linusw@kernel.org> [260209 09:51]:
> On Mon, Feb 9, 2026 at 3:25 AM Billy Tsai <billy_tsai@aspeedtech.com> wrote:
>
> > To make sure I align with your expectations:
> > 1) Would you prefer the new driver to be fully standalone (using the
> > GENERIC_PIN* helpers + syscon/regmap-mmio), rather than trying to
> > refactor/export helpers from pinctrl-single?
>
> Yes. Conor improved these helpers so now it should be possible
> to use these to do a very simple and slim driver for what you
> want to do.
>
> > Action item: Introduce a new pinctrl-single-bit.c driver and DT
> > binding, which can also cover the existing bit-per-mux logic currently
> > in pinctrl-single.c.
>
> Sounds about right.
>
> > 2) For the syscon/regmap hookup, is it acceptable to add a syscon phandle
> > property in DT (e.g. "syscon = <&scu>;") for the new driver to obtain
> > the regmap, or do you prefer a different binding/property name?
>
> This works for me.
Great, sounds good to me too!
Thanks,
Tony
next prev parent reply other threads:[~2026-02-09 14:43 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-01-23 3:41 [PATCH v2 0/3] pinctrl: single: bit-per-mux DT flexibility, probe robustness, and consistent pinconf offsets Billy Tsai
2026-01-23 3:41 ` [PATCH v2 1/3] pinctrl: single: add per-pin binding support for bit-per-mux Billy Tsai
2026-01-23 3:41 ` [PATCH v2 2/3] pinctrl: single: Allow probe to continue if mem region busy Billy Tsai
2026-01-23 3:41 ` [PATCH v2 3/3] pinctrl: single: unify pinconf offset mapping with pinmux Billy Tsai
2026-02-03 0:13 ` [PATCH v2 0/3] pinctrl: single: bit-per-mux DT flexibility, probe robustness, and consistent pinconf offsets Linus Walleij
2026-02-04 6:54 ` Billy Tsai
2026-02-06 4:22 ` Tony Lindgren
2026-02-06 7:24 ` Billy Tsai
2026-02-06 11:04 ` Linus Walleij
2026-02-06 11:34 ` Billy Tsai
2026-02-06 12:50 ` Linus Walleij
2026-02-09 2:25 ` Billy Tsai
2026-02-09 9:50 ` Linus Walleij
2026-02-09 14:42 ` Tony Lindgren [this message]
2026-02-10 6:28 ` Billy Tsai
2026-02-11 1:48 ` Andrew Jeffery
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260209144250.GC5376@atomide.com \
--to=tony@atomide.com \
--cc=BMC-SW@aspeedtech.com \
--cc=andrew@codeconstruct.com.au \
--cc=billy_tsai@aspeedtech.com \
--cc=haojian.zhuang@linaro.org \
--cc=linusw@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-omap@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.