From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pf1-f173.google.com (mail-pf1-f173.google.com [209.85.210.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9E64921ADA7 for ; Wed, 11 Feb 2026 17:55:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.173 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770832508; cv=none; b=b4xdBVxpeGD2Bp414pNwyJlMuxUh37yQ6xiU5fDWZb4gsgTZFarGtv7Ll4IpmbEI5D5x3qLi6UbdDpEJBUchX2GJs0kTkvpbKFYCU0FYOWtVc2VpeAcYdrNOs2UGK1RR7ddLBKNyZEb8p141ORt53OhG7rHQiq9AidcBslrOhoM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770832508; c=relaxed/simple; bh=uQ6eEEB5uW05XE5lJhvcFtsJkcVj48BwV1w0uXbcvGE=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version:Content-Type; b=HkCv1YGlTWNX4wTD1EfvKsL3z5rf8YDaO+rfrY3GqkIssDZ/cQKdNrcwaCIwHMklbeHtit3T8cgmuezuCnueo+5HovgYdboJOGBG1jcb0E8NLyUeW9Z4uDXzjawm3YwIj9Z+yYM6j/vgBNP81enZCZd39nCobLFuujt2MBHWCN8= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=RYYH6U05; arc=none smtp.client-ip=209.85.210.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="RYYH6U05" Received: by mail-pf1-f173.google.com with SMTP id d2e1a72fcca58-81f5381d168so2251855b3a.2 for ; Wed, 11 Feb 2026 09:55:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770832506; x=1771437306; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=90VUJd7gBZze3RILaHxgaNK7KlFUDmsHTP4QHT6jg+4=; b=RYYH6U05UmNQBIfcHZWZm4NLnRTqsOQe83iw7SjVIQ0A2VqlyXi5qz1RmAwaaup/Kx VCT64lAvu5rlMEbNOyJSExz1h36v7mwjtt5UnFxj9SbH/tRxFKUC9WvLFClRkANJdtXi BHNKNWbbnMnllcViKVTozvDaHxeA9Kr8S3B6sjQuZZWf/bvWWYQxG6Ersszt8ZmoExkJ KiZFod7Ki/Oh0Xi06n5OXaCppM9Zr+xhDwFrmoTHnyNR5lGtJtEKtcdzhakDC036e3Sk qdYJMrTUPWlMsLXmkT+UHfXUZ2nLocMZU+xPB9rqaZY+Ht0MeMmW6k5m/dZVc0J2xjQG V+0Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770832506; x=1771437306; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=90VUJd7gBZze3RILaHxgaNK7KlFUDmsHTP4QHT6jg+4=; b=G8OqSL7U9bLaGv+kXFXZH9oFAxIV6sXOD3buqkPT5+PF6XxoX8K9aUl3+xAUEsyr0x tUHfI+LcCcsW4rvTC5pvSFHqudWLkxJfXDHuo4LdJ9Xz8ysokwFqXpCsKTLPldscqqu9 1BtYi0HGlXKOWLHLiZshAcl/WycucgwkqyzPF+SwXgW86T2LTJwBfRe5vJ32vPyO1kC5 h/yhrMbpw7sIPP1GT67i22kBue3w80UTUIE6FLpUyh4EM/5ga8D5SgsKdvLreIQHV9JJ xThkDmzOA88uUsiQX+vbXqy7b7fckJux0vOneKD2JcYCIy51Z1w1wRWps2M9HA0DYjnM E5Iw== X-Gm-Message-State: AOJu0Yz+n79gwfQv3yq5ieRMFYaBV/C/PezvleWcwmuXnHG8830RsXZQ JrMpdyjXks/RG7WFxr2JTxdNaxz7EfROio7jKD+OoodQSO9g59FLfBZe X-Gm-Gg: AZuq6aIZjlTP5PLpQEB+iJCJlf9s21gJrrLc5XzOoppiZAEKrPKcVrp4wMCaMwgE2mC X/4UKpaOz56pROA4jFkb5ePqaVMV3hp+HxbKWoFni/bdxg+e7MBpMfxVazMvFdZdVr/Frb49QhV QOLEYZ5JRLbW8bDoqtjPqJ/yLZ6n4nw6em9jukbvD5tNIBQ2bBgMF7JPs+DxSZL5LxoOmJ7+S2O AXPXNgu4uObKiNMcjlcZCAf5qaM5aUx2tPsEyfFGCgvvi87l7rPT1tsvRWD+ogmTrJ0PSd3bQo3 F/d+zp1/P2dMIxcgYiizaanIs7tGfGpH3R6NzlPGiV4ORjkO+t1hB8uIU95luh1jf08tIPd6RJI cKOf2rh3ryNhU1sdun7i0D3SgQ4KE4bCp168grltvsRgFA8Pi48EvWACwSR/VVAiZx6h9i3cCsx DPMraLF4Ltafqj7tPoc5rLxPfTQU/7bpx3GpT3JfVdub2IUkQMO118CrRVmDaTLKVEv7L6v5hou MMaU27lBg== X-Received: by 2002:a05:6a00:bd93:b0:81f:eb35:69ef with SMTP id d2e1a72fcca58-824416f79f3mr16521937b3a.40.1770832505753; Wed, 11 Feb 2026 09:55:05 -0800 (PST) Received: from sean-All-Series.. (1-160-233-226.dynamic-ip.hinet.net. [1.160.233.226]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-8249e3c39e0sm3516613b3a.26.2026.02.11.09.55.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Feb 2026 09:55:05 -0800 (PST) From: Sean Chang To: seanwascoding@gmail.com Cc: kernel-janitors@vger.kernel.org, linux-riscv@lists.infradead.org, palmer@dabbelt.com, pjw@kernel.org Subject: [PATCH v2] riscv: fix various typos in comments and code Date: Thu, 12 Feb 2026 01:54:29 +0800 Message-Id: <20260211175429.94329-1-seanwascoding@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260211165827.78574-1-seanwascoding@gmail.com> References: <20260211165827.78574-1-seanwascoding@gmail.com> Precedence: bulk X-Mailing-List: kernel-janitors@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Fix the following typos in RISC-V code and comments: - arch/riscv/errata/thead/errata.c: "futher" → "further" - arch/riscv/include/asm/atomic.h: "therefor" → "therefore" - arch/riscv/include/asm/atomic.h: "arithmatic" → "arithmetic" - arch/riscv/include/asm/elf.h: "availiable" → "available" - arch/riscv/include/asm/elf.h: "coorespends" → "corresponds" - arch/riscv/include/asm/processor.h: "requries" → "is required" - arch/riscv/include/asm/thread_info.h: "returing" → "returning" - arch/riscv/kernel/acpi.c: "compliancy" → "compliance" - arch/riscv/kernel/ftrace.c: "therefor" → "therefore" - arch/riscv/kernel/head.S: "intruction" → "instruction" - arch/riscv/kernel/mcount-dyn.S: "localtion → "location" - arch/riscv/kernel/module-sections.c: "maxinum" → "maximum" - arch/riscv/kernel/probes/kprobes.c: "reenabled" → "re-enabled" - arch/riscv/kernel/probes/uprobes.c: "probbed" → "probed" - arch/riscv/kernel/soc.c: "extremly" → "extremely" - arch/riscv/kernel/suspend.c: "incosistent" → "inconsistent" - arch/riscv/kvm/tlb.c: "cahce" → "cache" - arch/riscv/kvm/vcpu_pmu.c: "indicies" → "indices" - arch/riscv/lib/csum.c: "implmentations" → "implementations" - arch/riscv/lib/memmove.S: "ammount" → "amount" - arch/riscv/mm/cacheflush.c: "visable" → "visible" - arch/riscv/mm/physaddr.c: "aginst" → "against" Signed-off-by: Sean Chang --- arch/riscv/errata/thead/errata.c | 2 +- arch/riscv/include/asm/atomic.h | 4 ++-- arch/riscv/include/asm/elf.h | 4 ++-- arch/riscv/include/asm/processor.h | 2 +- arch/riscv/include/asm/thread_info.h | 2 +- arch/riscv/kernel/acpi.c | 2 +- arch/riscv/kernel/ftrace.c | 2 +- arch/riscv/kernel/head.S | 2 +- arch/riscv/kernel/mcount-dyn.S | 2 +- arch/riscv/kernel/module-sections.c | 2 +- arch/riscv/kernel/probes/kprobes.c | 2 +- arch/riscv/kernel/probes/uprobes.c | 2 +- arch/riscv/kernel/soc.c | 2 +- arch/riscv/kernel/suspend.c | 2 +- arch/riscv/kvm/tlb.c | 2 +- arch/riscv/kvm/vcpu_pmu.c | 2 +- arch/riscv/lib/csum.c | 2 +- arch/riscv/lib/memmove.S | 4 ++-- arch/riscv/mm/cacheflush.c | 2 +- arch/riscv/mm/physaddr.c | 4 ++-- 20 files changed, 24 insertions(+), 24 deletions(-) diff --git a/arch/riscv/errata/thead/errata.c b/arch/riscv/errata/thead/errata.c index 0b942183f708..6f1c683f0ec0 100644 --- a/arch/riscv/errata/thead/errata.c +++ b/arch/riscv/errata/thead/errata.c @@ -153,7 +153,7 @@ static bool errata_probe_ghostwrite(unsigned int stage, * target-c9xx cores report arch_id and impid as 0 * * While ghostwrite may not affect all c9xx cores that implement - * xtheadvector, there is no futher granularity than c9xx. Assume + * xtheadvector, there is no further granularity than c9xx. Assume * vulnerable for this entire class of processors when xtheadvector is * enabled. */ diff --git a/arch/riscv/include/asm/atomic.h b/arch/riscv/include/asm/atomic.h index 3f33dc54f94b..616b8b332ac5 100644 --- a/arch/riscv/include/asm/atomic.h +++ b/arch/riscv/include/asm/atomic.h @@ -46,7 +46,7 @@ static __always_inline void arch_atomic64_set(atomic64_t *v, s64 i) #endif /* - * First, the atomic ops that have no ordering constraints and therefor don't + * First, the atomic ops that have no ordering constraints and therefore don't * have the AQ or RL bits set. These don't return anything, so there's only * one version to worry about. */ @@ -81,7 +81,7 @@ ATOMIC_OPS(xor, xor, i) /* * Atomic ops that have ordered, relaxed, acquire, and release variants. - * There's two flavors of these: the arithmatic ops have both fetch and return + * There's two flavors of these: the arithmetic ops have both fetch and return * versions, while the logical ops only have fetch versions. */ #define ATOMIC_FETCH_OP(op, asm_op, I, asm_type, c_type, prefix) \ diff --git a/arch/riscv/include/asm/elf.h b/arch/riscv/include/asm/elf.h index c7aea7886d22..aa4961b0e208 100644 --- a/arch/riscv/include/asm/elf.h +++ b/arch/riscv/include/asm/elf.h @@ -59,8 +59,8 @@ extern bool compat_elf_check_arch(Elf32_Ehdr *hdr); #endif /* - * Provides information on the availiable set of ISA extensions to userspace, - * via a bitmap that coorespends to each single-letter ISA extension. This is + * Provides information on the available set of ISA extensions to userspace, + * via a bitmap that corresponds to each single-letter ISA extension. This is * essentially defunct, but will remain for compatibility with userspace. */ #define ELF_HWCAP riscv_get_elf_hwcap() diff --git a/arch/riscv/include/asm/processor.h b/arch/riscv/include/asm/processor.h index da5426122d28..8be97a4f1780 100644 --- a/arch/riscv/include/asm/processor.h +++ b/arch/riscv/include/asm/processor.h @@ -85,7 +85,7 @@ struct pt_regs; * preempt_v. All preempt_v context should be dropped in such case because * V-regs are caller-saved. Only sstatus.VS=ON is persisted across a * schedule() call. - * - bit 30: The in-kernel preempt_v context is saved, and requries to be + * - bit 30: The in-kernel preempt_v context is saved, and is required to be * restored when returning to the context that owns the preempt_v. * - bit 31: The in-kernel preempt_v context is dirty, as signaled by the * trap entry code. Any context switches out-of current task need to save diff --git a/arch/riscv/include/asm/thread_info.h b/arch/riscv/include/asm/thread_info.h index 836d80dd2921..e5cc6c0db710 100644 --- a/arch/riscv/include/asm/thread_info.h +++ b/arch/riscv/include/asm/thread_info.h @@ -117,7 +117,7 @@ int arch_dup_task_struct(struct task_struct *dst, struct task_struct *src); #include #define TIF_32BIT 16 /* compat-mode 32bit process */ -#define TIF_RISCV_V_DEFER_RESTORE 17 /* restore Vector before returing to user */ +#define TIF_RISCV_V_DEFER_RESTORE 17 /* restore Vector before returning to user */ #define _TIF_RISCV_V_DEFER_RESTORE BIT(TIF_RISCV_V_DEFER_RESTORE) diff --git a/arch/riscv/kernel/acpi.c b/arch/riscv/kernel/acpi.c index 71698ee11621..26c018ebce03 100644 --- a/arch/riscv/kernel/acpi.c +++ b/arch/riscv/kernel/acpi.c @@ -69,7 +69,7 @@ static int __init acpi_fadt_sanity_check(void) /* * FADT is required on riscv; retrieve it to check its presence - * and carry out revision and ACPI HW reduced compliancy tests + * and carry out revision and ACPI HW reduced compliance tests */ status = acpi_get_table(ACPI_SIG_FADT, 0, &table); if (ACPI_FAILURE(status)) { diff --git a/arch/riscv/kernel/ftrace.c b/arch/riscv/kernel/ftrace.c index 8d18d6727f0f..b430edfb83f4 100644 --- a/arch/riscv/kernel/ftrace.c +++ b/arch/riscv/kernel/ftrace.c @@ -148,7 +148,7 @@ int ftrace_make_nop(struct module *mod, struct dyn_ftrace *rec, unsigned long ad /* * This is called early on, and isn't wrapped by - * ftrace_arch_code_modify_{prepare,post_process}() and therefor doesn't hold + * ftrace_arch_code_modify_{prepare,post_process}() and therefore doesn't hold * text_mutex, which triggers a lockdep failure. SMP isn't running so we could * just directly poke the text, but it's simpler to just take the lock * ourselves. diff --git a/arch/riscv/kernel/head.S b/arch/riscv/kernel/head.S index bdf3352acf4c..d7debc6a5e70 100644 --- a/arch/riscv/kernel/head.S +++ b/arch/riscv/kernel/head.S @@ -80,7 +80,7 @@ relocate_enable_mmu: sub a1, a1, a2 add ra, ra, a1 - /* Point stvec to virtual address of intruction after satp write */ + /* Point stvec to virtual address of instruction after satp write */ la a2, 1f add a2, a2, a1 csrw CSR_TVEC, a2 diff --git a/arch/riscv/kernel/mcount-dyn.S b/arch/riscv/kernel/mcount-dyn.S index 48f6c4f7dca0..082fe0b0e3c0 100644 --- a/arch/riscv/kernel/mcount-dyn.S +++ b/arch/riscv/kernel/mcount-dyn.S @@ -66,7 +66,7 @@ * 8(sp) stores the function return address (i.e. parent IP) that * can be accessed by &(fregs)->ra in tracing function. * -* The other regs are saved at the respective localtion and accessed +* The other regs are saved at the respective location and accessed * by the respective ftrace_regs member. * * Here is the layout of stack for your reference. diff --git a/arch/riscv/kernel/module-sections.c b/arch/riscv/kernel/module-sections.c index 1675cbad8619..98eaac6f6606 100644 --- a/arch/riscv/kernel/module-sections.c +++ b/arch/riscv/kernel/module-sections.c @@ -148,7 +148,7 @@ int module_frob_arch_sections(Elf_Ehdr *ehdr, Elf_Shdr *sechdrs, return -ENOEXEC; } - /* Calculate the maxinum number of entries */ + /* Calculate the maximum number of entries */ for (i = 0; i < ehdr->e_shnum; i++) { size_t num_relas = sechdrs[i].sh_size / sizeof(Elf_Rela); Elf_Rela *relas = (void *)ehdr + sechdrs[i].sh_offset; diff --git a/arch/riscv/kernel/probes/kprobes.c b/arch/riscv/kernel/probes/kprobes.c index 8723390c7cad..9e2afabf94e8 100644 --- a/arch/riscv/kernel/probes/kprobes.c +++ b/arch/riscv/kernel/probes/kprobes.c @@ -149,7 +149,7 @@ static void __kprobes set_current_kprobe(struct kprobe *p) /* * Interrupts need to be disabled before single-step mode is set, and not - * reenabled until after single-step mode ends. + * re-enabled until after single-step mode ends. * Without disabling interrupt on local CPU, there is a chance of * interrupt occurrence in the period of exception return and start of * out-of-line single-step, that result in wrongly single stepping diff --git a/arch/riscv/kernel/probes/uprobes.c b/arch/riscv/kernel/probes/uprobes.c index f0d0691a8688..eb177d0ce8ab 100644 --- a/arch/riscv/kernel/probes/uprobes.c +++ b/arch/riscv/kernel/probes/uprobes.c @@ -111,7 +111,7 @@ void arch_uprobe_abort_xol(struct arch_uprobe *auprobe, struct pt_regs *regs) current->thread.bad_cause = utask->autask.saved_cause; /* - * Task has received a fatal signal, so reset back to probbed + * Task has received a fatal signal, so reset back to probed * address. */ instruction_pointer_set(regs, utask->vaddr); diff --git a/arch/riscv/kernel/soc.c b/arch/riscv/kernel/soc.c index a0516172a33c..7d69e3b6bab4 100644 --- a/arch/riscv/kernel/soc.c +++ b/arch/riscv/kernel/soc.c @@ -8,7 +8,7 @@ #include /* - * This is called extremly early, before parse_dtb(), to allow initializing + * This is called extremely early, before parse_dtb(), to allow initializing * SoC hardware before memory or any device driver initialization. */ void __init soc_early_init(void) diff --git a/arch/riscv/kernel/suspend.c b/arch/riscv/kernel/suspend.c index aff93090c4ef..3efbf7874f3b 100644 --- a/arch/riscv/kernel/suspend.c +++ b/arch/riscv/kernel/suspend.c @@ -78,7 +78,7 @@ int cpu_suspend(unsigned long arg, suspend_save_csrs(&context); /* - * Function graph tracer state gets incosistent when the kernel + * Function graph tracer state gets inconsistent when the kernel * calls functions that never return (aka finishers) hence disable * graph tracing during their execution. */ diff --git a/arch/riscv/kvm/tlb.c b/arch/riscv/kvm/tlb.c index ff1aeac4eb8e..e44f3ebe3844 100644 --- a/arch/riscv/kvm/tlb.c +++ b/arch/riscv/kvm/tlb.c @@ -182,7 +182,7 @@ void kvm_riscv_local_tlb_sanitize(struct kvm_vcpu *vcpu) /* * Flush VS-stage TLB entries for implementation where VS-stage - * TLB does not cahce guest physical address and VMID. + * TLB does not cache guest physical address and VMID. */ if (static_branch_unlikely(&kvm_riscv_vsstage_tlb_no_gpa)) kvm_riscv_local_hfence_vvma_all(vmid); diff --git a/arch/riscv/kvm/vcpu_pmu.c b/arch/riscv/kvm/vcpu_pmu.c index a2fae70ee174..ebff438a725f 100644 --- a/arch/riscv/kvm/vcpu_pmu.c +++ b/arch/riscv/kvm/vcpu_pmu.c @@ -671,7 +671,7 @@ int kvm_riscv_vcpu_pmu_ctr_stop(struct kvm_vcpu *vcpu, unsigned long ctr_base, pmc->counter_val += perf_event_read_value(pmc->perf_event, &enabled, &running); /* - * The counter and overflow indicies in the snapshot region are w.r.to + * The counter and overflow indices in the snapshot region are w.r.to * cbase. Modify the set bit in the counter mask instead of the pmc_index * which indicates the absolute counter index. */ diff --git a/arch/riscv/lib/csum.c b/arch/riscv/lib/csum.c index 75bd0abffd63..5d4379768e5d 100644 --- a/arch/riscv/lib/csum.c +++ b/arch/riscv/lib/csum.c @@ -269,7 +269,7 @@ unsigned int do_csum(const unsigned char *buff, int len) * on machines with fast misaligned accesses. * * There is some duplicate code between the "with_alignment" and - * "no_alignment" implmentations, but the overlap is too awkward to be + * "no_alignment" implementations, but the overlap is too awkward to be * able to fit in one function without introducing multiple static * branches. The largest chunk of overlap was delegated into the * do_csum_common function. diff --git a/arch/riscv/lib/memmove.S b/arch/riscv/lib/memmove.S index cb3e2e7ef0ba..410e598d4677 100644 --- a/arch/riscv/lib/memmove.S +++ b/arch/riscv/lib/memmove.S @@ -40,8 +40,8 @@ SYM_FUNC_START(__memmove) * Both Copy Modes: t1 - Temporary for load-store * Both Copy Modes: t2 - Temporary for load-store * Both Copy Modes: a5 - dest to src alignment offset - * Both Copy Modes: a6 - Shift ammount - * Both Copy Modes: a7 - Inverse Shift ammount + * Both Copy Modes: a6 - Shift amount + * Both Copy Modes: a7 - Inverse Shift amount * Both Copy Modes: a2 - Alternate breakpoint for unrolled loops */ diff --git a/arch/riscv/mm/cacheflush.c b/arch/riscv/mm/cacheflush.c index d83a612464f6..f8ead7cb7c7d 100644 --- a/arch/riscv/mm/cacheflush.c +++ b/arch/riscv/mm/cacheflush.c @@ -29,7 +29,7 @@ void flush_icache_all(void) * Make sure all previous writes to the D$ are ordered before making * the IPI. The RISC-V spec states that a hart must execute a data fence * before triggering a remote fence.i in order to make the modification - * visable for remote harts. + * visible for remote harts. * * IPIs on RISC-V are triggered by MMIO writes to either CLINT or * S-IMSIC, so the fence ensures previous data writes "happen before" diff --git a/arch/riscv/mm/physaddr.c b/arch/riscv/mm/physaddr.c index 559d291fac5c..b1836e9481ce 100644 --- a/arch/riscv/mm/physaddr.c +++ b/arch/riscv/mm/physaddr.c @@ -9,7 +9,7 @@ phys_addr_t __virt_to_phys(unsigned long x) { /* - * Boundary checking aginst the kernel linear mapping space. + * Boundary checking against the kernel linear mapping space. */ WARN(!is_linear_mapping(x) && !is_kernel_mapping(x), "virt_to_phys used for non-linear address: %p (%pS)\n", @@ -25,7 +25,7 @@ phys_addr_t __phys_addr_symbol(unsigned long x) unsigned long kernel_end = kernel_start + kernel_map.size; /* - * Boundary checking aginst the kernel image mapping. + * Boundary checking against the kernel image mapping. * __pa_symbol should only be used on kernel symbol addresses. */ VIRTUAL_BUG_ON(x < kernel_start || x > kernel_end); -- 2.34.1 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 33859ECD6D0 for ; Wed, 11 Feb 2026 17:55:20 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=8BEYhbAVQZjCjpsGzmhHucayDE2fSstLAtglpgE1g2M=; b=zjH4X063nW0ytn YeEz37ZYKaew+IsXh3QUsg3p//JqlCroBQfMRo6PEp41ywJL67Y5aSSjYL59kwuSB1CNvnj4CqjT+ +H9Mbg1B5n17zLaMU8SeAhyk/eTBsECeouvKiWk/oUAJ/m1/cIkLAQB8ZBDq+c4GQq+sIu94Y504o m07f0KAvcBwy6aKf/xDga4iLW7fnwJtcZ3oku3kelv6y5faCYlfKhTWc3p4Syac8bXCq/Mn5rcrGp t26kCXLm5B1cKy8vxYnTvdhsKZkHEwJEwp1+WRmkL9vTSRS5lG2o4ww/np8GKeUYRoMrPbkhLH7PR gx/20cWWAjaGeBPcpSaA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux)) id 1vqEQf-00000000vQy-2Zp0; Wed, 11 Feb 2026 17:55:09 +0000 Received: from mail-pf1-x435.google.com ([2607:f8b0:4864:20::435]) by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux)) id 1vqEQc-00000000vQd-3N8s for linux-riscv@lists.infradead.org; Wed, 11 Feb 2026 17:55:08 +0000 Received: by mail-pf1-x435.google.com with SMTP id d2e1a72fcca58-8231061d234so1594316b3a.1 for ; Wed, 11 Feb 2026 09:55:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770832506; x=1771437306; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=90VUJd7gBZze3RILaHxgaNK7KlFUDmsHTP4QHT6jg+4=; b=OsV9bCCD0OvdG8xEZJ0Vy010sVe43MK5+7mH9A5HjeIFyyTYGqlRZaIo09BnDZwCQl aMES8rB5LVJQ2dlEXkyyvb87j7+5o0uwQilxK5RuFjin9ndb+H0TXpQwaEnPo1ha4OdS RRRctnWE2XvwnCD2ZWIn6Hvo3+PvtnqMLdkUYGZXV0DciwqwhXNUgh3mmlOuqHG0uzpy CEEMRIPQDtGN6V0+eV0n1MTnlwiIG1q+V9iPg7ayky1hoTdEZ0CqYBS+mVwx4IjWn78R /Rb6PCHrwjfhjwaXEFioE5lpqe8QheQYGSj4NAJlML6u3Kw6aM7mXD55GhA2UK0BqHVs jtGQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770832506; x=1771437306; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=90VUJd7gBZze3RILaHxgaNK7KlFUDmsHTP4QHT6jg+4=; b=qin7zF1XkgUoFJbWi8nbRBNwLVZWCg24ScKUNB9rNwnfqP1ADoSiwRX6R98sYLVssa AzwO/j5ehjXMlRv/BFXm4+LDzDXaOWWO4H+eh/EOkIst/UnSsAMU9IDUaos/JC31ciq8 1KCn1GTMB5crAhFhN2gfbbs9q/EnZRAtRGX+bG9y+T+KeIgkQaSadX03JSSO7wm5Umdu f1yUqS5jh7ofSWR1OnCStSFRu8sdbpiLXkHCP3ORvv8QqZcYOfiKwrNOOL13tcEuugdv KWhyaRfPHbwg9sfiCND3ficrxGjsRRgmLP/CdtWSQSV473pE+acpq5oznKSSD5gwyXyE Ng5A== X-Forwarded-Encrypted: i=1; AJvYcCX46otjldsmhi20zQTxxi0xyhfRhCkCIwwPElXGY4822vBvQyUoSfqNDnbHIYTH4uliZta1cG8hcA3XSg==@lists.infradead.org X-Gm-Message-State: AOJu0YzqM54TNYNybWU5K9bbhYW4eowhq9UZkP5oD70oq2IisvG0ByXF eHsiBesufL/MbmHR86oppcLWDIZ5ZWmF+drEQu9OFEvqcXCgPS6cT5EN1EYmUA== X-Gm-Gg: AZuq6aJrQBFKBo4sWKrQwchUH7wXJ0Svtk7XtVorbRG722+vmlVh2ELy0hT1Ej/ux+6 iPMfR60rlJYNDVdTTIl0TPpXT1izTLC+BkAEJiYS+NR8N7r2mLzxIKEW2oA+sJ2ewYl56l0bmi7 9JSrbhKenuljEEtq6fDRC1ZSMjxs7k0bc9rBTu0Fzlm0LwtuLVZTrKPFSVmqtF0MKjypvxKn2Dk 57UyhbjEunS89fjPbScyM8OE5UC+Dn6/Ze0WNeASE+ffSjvObgBhASezUup4ZF19yM3r+CbpySM ZVtlV+arCtniLmM1gNMe8mzDj3bUrM+MsC8VegpM9c7vyWO3lsd1SPGwHbkW0MEQ7vBK+45Vu7b hNO+anrgpC1xVyLmGi2GQY5HJj5bH554j+EyVUNozy/RzKUQ4Harl8WLne3UGfxi8gUTNrdcILb u/CP8lfvmxj/j9I+sqrmcI4YD/eHylUsG5TWGq1Wb9P25+j5dP145nHO0A/aPWPlp1LNtanuXHG ap2p6zSBg== X-Received: by 2002:a05:6a00:bd93:b0:81f:eb35:69ef with SMTP id d2e1a72fcca58-824416f79f3mr16521937b3a.40.1770832505753; Wed, 11 Feb 2026 09:55:05 -0800 (PST) Received: from sean-All-Series.. (1-160-233-226.dynamic-ip.hinet.net. [1.160.233.226]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-8249e3c39e0sm3516613b3a.26.2026.02.11.09.55.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Feb 2026 09:55:05 -0800 (PST) From: Sean Chang To: seanwascoding@gmail.com Cc: kernel-janitors@vger.kernel.org, linux-riscv@lists.infradead.org, palmer@dabbelt.com, pjw@kernel.org Subject: [PATCH v2] riscv: fix various typos in comments and code Date: Thu, 12 Feb 2026 01:54:29 +0800 Message-Id: <20260211175429.94329-1-seanwascoding@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260211165827.78574-1-seanwascoding@gmail.com> References: <20260211165827.78574-1-seanwascoding@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20260211_095506_895601_DFB18893 X-CRM114-Status: GOOD ( 23.56 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org Rml4IHRoZSBmb2xsb3dpbmcgdHlwb3MgaW4gUklTQy1WIGNvZGUgYW5kIGNvbW1lbnRzOgoKLSBh cmNoL3Jpc2N2L2VycmF0YS90aGVhZC9lcnJhdGEuYzogImZ1dGhlciIg4oaSICJmdXJ0aGVyIgot IGFyY2gvcmlzY3YvaW5jbHVkZS9hc20vYXRvbWljLmg6ICJ0aGVyZWZvciIg4oaSICJ0aGVyZWZv cmUiCi0gYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS9hdG9taWMuaDogImFyaXRobWF0aWMiIOKGkiAi YXJpdGhtZXRpYyIKLSBhcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL2VsZi5oOiAiYXZhaWxpYWJsZSIg 4oaSICJhdmFpbGFibGUiCi0gYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS9lbGYuaDogImNvb3Jlc3Bl bmRzIiDihpIgImNvcnJlc3BvbmRzIgotIGFyY2gvcmlzY3YvaW5jbHVkZS9hc20vcHJvY2Vzc29y Lmg6ICJyZXF1cmllcyIg4oaSICJpcyByZXF1aXJlZCIKLSBhcmNoL3Jpc2N2L2luY2x1ZGUvYXNt L3RocmVhZF9pbmZvLmg6ICJyZXR1cmluZyIg4oaSICJyZXR1cm5pbmciCi0gYXJjaC9yaXNjdi9r ZXJuZWwvYWNwaS5jOiAiY29tcGxpYW5jeSIg4oaSICJjb21wbGlhbmNlIgotIGFyY2gvcmlzY3Yv a2VybmVsL2Z0cmFjZS5jOiAidGhlcmVmb3IiIOKGkiAidGhlcmVmb3JlIgotIGFyY2gvcmlzY3Yv a2VybmVsL2hlYWQuUzogImludHJ1Y3Rpb24iIOKGkiAiaW5zdHJ1Y3Rpb24iCi0gYXJjaC9yaXNj di9rZXJuZWwvbWNvdW50LWR5bi5TOiAibG9jYWx0aW9uIOKGkiAibG9jYXRpb24iCi0gYXJjaC9y aXNjdi9rZXJuZWwvbW9kdWxlLXNlY3Rpb25zLmM6ICJtYXhpbnVtIiDihpIgIm1heGltdW0iCi0g YXJjaC9yaXNjdi9rZXJuZWwvcHJvYmVzL2twcm9iZXMuYzogInJlZW5hYmxlZCIg4oaSICJyZS1l bmFibGVkIgotIGFyY2gvcmlzY3Yva2VybmVsL3Byb2Jlcy91cHJvYmVzLmM6ICJwcm9iYmVkIiDi hpIgInByb2JlZCIKLSBhcmNoL3Jpc2N2L2tlcm5lbC9zb2MuYzogImV4dHJlbWx5IiDihpIgImV4 dHJlbWVseSIKLSBhcmNoL3Jpc2N2L2tlcm5lbC9zdXNwZW5kLmM6ICJpbmNvc2lzdGVudCIg4oaS ICJpbmNvbnNpc3RlbnQiCi0gYXJjaC9yaXNjdi9rdm0vdGxiLmM6ICJjYWhjZSIg4oaSICJjYWNo ZSIKLSBhcmNoL3Jpc2N2L2t2bS92Y3B1X3BtdS5jOiAiaW5kaWNpZXMiIOKGkiAiaW5kaWNlcyIK LSBhcmNoL3Jpc2N2L2xpYi9jc3VtLmM6ICJpbXBsbWVudGF0aW9ucyIg4oaSICJpbXBsZW1lbnRh dGlvbnMiCi0gYXJjaC9yaXNjdi9saWIvbWVtbW92ZS5TOiAiYW1tb3VudCIg4oaSICJhbW91bnQi Ci0gYXJjaC9yaXNjdi9tbS9jYWNoZWZsdXNoLmM6ICJ2aXNhYmxlIiDihpIgInZpc2libGUiCi0g YXJjaC9yaXNjdi9tbS9waHlzYWRkci5jOiAiYWdpbnN0IiDihpIgImFnYWluc3QiCgpTaWduZWQt b2ZmLWJ5OiBTZWFuIENoYW5nIDxzZWFud2FzY29kaW5nQGdtYWlsLmNvbT4KLS0tCiBhcmNoL3Jp c2N2L2VycmF0YS90aGVhZC9lcnJhdGEuYyAgICAgfCAyICstCiBhcmNoL3Jpc2N2L2luY2x1ZGUv YXNtL2F0b21pYy5oICAgICAgfCA0ICsrLS0KIGFyY2gvcmlzY3YvaW5jbHVkZS9hc20vZWxmLmgg ICAgICAgICB8IDQgKystLQogYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS9wcm9jZXNzb3IuaCAgIHwg MiArLQogYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS90aHJlYWRfaW5mby5oIHwgMiArLQogYXJjaC9y aXNjdi9rZXJuZWwvYWNwaS5jICAgICAgICAgICAgIHwgMiArLQogYXJjaC9yaXNjdi9rZXJuZWwv ZnRyYWNlLmMgICAgICAgICAgIHwgMiArLQogYXJjaC9yaXNjdi9rZXJuZWwvaGVhZC5TICAgICAg ICAgICAgIHwgMiArLQogYXJjaC9yaXNjdi9rZXJuZWwvbWNvdW50LWR5bi5TICAgICAgIHwgMiAr LQogYXJjaC9yaXNjdi9rZXJuZWwvbW9kdWxlLXNlY3Rpb25zLmMgIHwgMiArLQogYXJjaC9yaXNj di9rZXJuZWwvcHJvYmVzL2twcm9iZXMuYyAgIHwgMiArLQogYXJjaC9yaXNjdi9rZXJuZWwvcHJv YmVzL3Vwcm9iZXMuYyAgIHwgMiArLQogYXJjaC9yaXNjdi9rZXJuZWwvc29jLmMgICAgICAgICAg ICAgIHwgMiArLQogYXJjaC9yaXNjdi9rZXJuZWwvc3VzcGVuZC5jICAgICAgICAgIHwgMiArLQog YXJjaC9yaXNjdi9rdm0vdGxiLmMgICAgICAgICAgICAgICAgIHwgMiArLQogYXJjaC9yaXNjdi9r dm0vdmNwdV9wbXUuYyAgICAgICAgICAgIHwgMiArLQogYXJjaC9yaXNjdi9saWIvY3N1bS5jICAg ICAgICAgICAgICAgIHwgMiArLQogYXJjaC9yaXNjdi9saWIvbWVtbW92ZS5TICAgICAgICAgICAg IHwgNCArKy0tCiBhcmNoL3Jpc2N2L21tL2NhY2hlZmx1c2guYyAgICAgICAgICAgfCAyICstCiBh cmNoL3Jpc2N2L21tL3BoeXNhZGRyLmMgICAgICAgICAgICAgfCA0ICsrLS0KIDIwIGZpbGVzIGNo YW5nZWQsIDI0IGluc2VydGlvbnMoKyksIDI0IGRlbGV0aW9ucygtKQoKZGlmZiAtLWdpdCBhL2Fy Y2gvcmlzY3YvZXJyYXRhL3RoZWFkL2VycmF0YS5jIGIvYXJjaC9yaXNjdi9lcnJhdGEvdGhlYWQv ZXJyYXRhLmMKaW5kZXggMGI5NDIxODNmNzA4Li42ZjFjNjgzZjBlYzAgMTAwNjQ0Ci0tLSBhL2Fy Y2gvcmlzY3YvZXJyYXRhL3RoZWFkL2VycmF0YS5jCisrKyBiL2FyY2gvcmlzY3YvZXJyYXRhL3Ro ZWFkL2VycmF0YS5jCkBAIC0xNTMsNyArMTUzLDcgQEAgc3RhdGljIGJvb2wgZXJyYXRhX3Byb2Jl X2dob3N0d3JpdGUodW5zaWduZWQgaW50IHN0YWdlLAogCSAqIHRhcmdldC1jOXh4IGNvcmVzIHJl cG9ydCBhcmNoX2lkIGFuZCBpbXBpZCBhcyAwCiAJICoKIAkgKiBXaGlsZSBnaG9zdHdyaXRlIG1h eSBub3QgYWZmZWN0IGFsbCBjOXh4IGNvcmVzIHRoYXQgaW1wbGVtZW50Ci0JICogeHRoZWFkdmVj dG9yLCB0aGVyZSBpcyBubyBmdXRoZXIgZ3JhbnVsYXJpdHkgdGhhbiBjOXh4LiBBc3N1bWUKKwkg KiB4dGhlYWR2ZWN0b3IsIHRoZXJlIGlzIG5vIGZ1cnRoZXIgZ3JhbnVsYXJpdHkgdGhhbiBjOXh4 LiBBc3N1bWUKIAkgKiB2dWxuZXJhYmxlIGZvciB0aGlzIGVudGlyZSBjbGFzcyBvZiBwcm9jZXNz b3JzIHdoZW4geHRoZWFkdmVjdG9yIGlzCiAJICogZW5hYmxlZC4KIAkgKi8KZGlmZiAtLWdpdCBh L2FyY2gvcmlzY3YvaW5jbHVkZS9hc20vYXRvbWljLmggYi9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNt L2F0b21pYy5oCmluZGV4IDNmMzNkYzU0Zjk0Yi4uNjE2YjhiMzMyYWM1IDEwMDY0NAotLS0gYS9h cmNoL3Jpc2N2L2luY2x1ZGUvYXNtL2F0b21pYy5oCisrKyBiL2FyY2gvcmlzY3YvaW5jbHVkZS9h c20vYXRvbWljLmgKQEAgLTQ2LDcgKzQ2LDcgQEAgc3RhdGljIF9fYWx3YXlzX2lubGluZSB2b2lk IGFyY2hfYXRvbWljNjRfc2V0KGF0b21pYzY0X3QgKnYsIHM2NCBpKQogI2VuZGlmCiAKIC8qCi0g KiBGaXJzdCwgdGhlIGF0b21pYyBvcHMgdGhhdCBoYXZlIG5vIG9yZGVyaW5nIGNvbnN0cmFpbnRz IGFuZCB0aGVyZWZvciBkb24ndAorICogRmlyc3QsIHRoZSBhdG9taWMgb3BzIHRoYXQgaGF2ZSBu byBvcmRlcmluZyBjb25zdHJhaW50cyBhbmQgdGhlcmVmb3JlIGRvbid0CiAgKiBoYXZlIHRoZSBB USBvciBSTCBiaXRzIHNldC4gIFRoZXNlIGRvbid0IHJldHVybiBhbnl0aGluZywgc28gdGhlcmUn cyBvbmx5CiAgKiBvbmUgdmVyc2lvbiB0byB3b3JyeSBhYm91dC4KICAqLwpAQCAtODEsNyArODEs NyBAQCBBVE9NSUNfT1BTKHhvciwgeG9yLCAgaSkKIAogLyoKICAqIEF0b21pYyBvcHMgdGhhdCBo YXZlIG9yZGVyZWQsIHJlbGF4ZWQsIGFjcXVpcmUsIGFuZCByZWxlYXNlIHZhcmlhbnRzLgotICog VGhlcmUncyB0d28gZmxhdm9ycyBvZiB0aGVzZTogdGhlIGFyaXRobWF0aWMgb3BzIGhhdmUgYm90 aCBmZXRjaCBhbmQgcmV0dXJuCisgKiBUaGVyZSdzIHR3byBmbGF2b3JzIG9mIHRoZXNlOiB0aGUg YXJpdGhtZXRpYyBvcHMgaGF2ZSBib3RoIGZldGNoIGFuZCByZXR1cm4KICAqIHZlcnNpb25zLCB3 aGlsZSB0aGUgbG9naWNhbCBvcHMgb25seSBoYXZlIGZldGNoIHZlcnNpb25zLgogICovCiAjZGVm aW5lIEFUT01JQ19GRVRDSF9PUChvcCwgYXNtX29wLCBJLCBhc21fdHlwZSwgY190eXBlLCBwcmVm aXgpCVwKZGlmZiAtLWdpdCBhL2FyY2gvcmlzY3YvaW5jbHVkZS9hc20vZWxmLmggYi9hcmNoL3Jp c2N2L2luY2x1ZGUvYXNtL2VsZi5oCmluZGV4IGM3YWVhNzg4NmQyMi4uYWE0OTYxYjBlMjA4IDEw MDY0NAotLS0gYS9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL2VsZi5oCisrKyBiL2FyY2gvcmlzY3Yv aW5jbHVkZS9hc20vZWxmLmgKQEAgLTU5LDggKzU5LDggQEAgZXh0ZXJuIGJvb2wgY29tcGF0X2Vs Zl9jaGVja19hcmNoKEVsZjMyX0VoZHIgKmhkcik7CiAjZW5kaWYKIAogLyoKLSAqIFByb3ZpZGVz IGluZm9ybWF0aW9uIG9uIHRoZSBhdmFpbGlhYmxlIHNldCBvZiBJU0EgZXh0ZW5zaW9ucyB0byB1 c2Vyc3BhY2UsCi0gKiB2aWEgYSBiaXRtYXAgdGhhdCBjb29yZXNwZW5kcyB0byBlYWNoIHNpbmds ZS1sZXR0ZXIgSVNBIGV4dGVuc2lvbi4gIFRoaXMgaXMKKyAqIFByb3ZpZGVzIGluZm9ybWF0aW9u IG9uIHRoZSBhdmFpbGFibGUgc2V0IG9mIElTQSBleHRlbnNpb25zIHRvIHVzZXJzcGFjZSwKKyAq IHZpYSBhIGJpdG1hcCB0aGF0IGNvcnJlc3BvbmRzIHRvIGVhY2ggc2luZ2xlLWxldHRlciBJU0Eg ZXh0ZW5zaW9uLiAgVGhpcyBpcwogICogZXNzZW50aWFsbHkgZGVmdW5jdCwgYnV0IHdpbGwgcmVt YWluIGZvciBjb21wYXRpYmlsaXR5IHdpdGggdXNlcnNwYWNlLgogICovCiAjZGVmaW5lIEVMRl9I V0NBUAlyaXNjdl9nZXRfZWxmX2h3Y2FwKCkKZGlmZiAtLWdpdCBhL2FyY2gvcmlzY3YvaW5jbHVk ZS9hc20vcHJvY2Vzc29yLmggYi9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL3Byb2Nlc3Nvci5oCmlu ZGV4IGRhNTQyNjEyMmQyOC4uOGJlOTdhNGYxNzgwIDEwMDY0NAotLS0gYS9hcmNoL3Jpc2N2L2lu Y2x1ZGUvYXNtL3Byb2Nlc3Nvci5oCisrKyBiL2FyY2gvcmlzY3YvaW5jbHVkZS9hc20vcHJvY2Vz c29yLmgKQEAgLTg1LDcgKzg1LDcgQEAgc3RydWN0IHB0X3JlZ3M7CiAgKiAgICBwcmVlbXB0X3Yu IEFsbCBwcmVlbXB0X3YgY29udGV4dCBzaG91bGQgYmUgZHJvcHBlZCBpbiBzdWNoIGNhc2UgYmVj YXVzZQogICogICAgVi1yZWdzIGFyZSBjYWxsZXItc2F2ZWQuIE9ubHkgc3N0YXR1cy5WUz1PTiBp cyBwZXJzaXN0ZWQgYWNyb3NzIGEKICAqICAgIHNjaGVkdWxlKCkgY2FsbC4KLSAqICAtIGJpdCAz MDogVGhlIGluLWtlcm5lbCBwcmVlbXB0X3YgY29udGV4dCBpcyBzYXZlZCwgYW5kIHJlcXVyaWVz IHRvIGJlCisgKiAgLSBiaXQgMzA6IFRoZSBpbi1rZXJuZWwgcHJlZW1wdF92IGNvbnRleHQgaXMg c2F2ZWQsIGFuZCBpcyByZXF1aXJlZCB0byBiZQogICogICAgcmVzdG9yZWQgd2hlbiByZXR1cm5p bmcgdG8gdGhlIGNvbnRleHQgdGhhdCBvd25zIHRoZSBwcmVlbXB0X3YuCiAgKiAgLSBiaXQgMzE6 IFRoZSBpbi1rZXJuZWwgcHJlZW1wdF92IGNvbnRleHQgaXMgZGlydHksIGFzIHNpZ25hbGVkIGJ5 IHRoZQogICogICAgdHJhcCBlbnRyeSBjb2RlLiBBbnkgY29udGV4dCBzd2l0Y2hlcyBvdXQtb2Yg Y3VycmVudCB0YXNrIG5lZWQgdG8gc2F2ZQpkaWZmIC0tZ2l0IGEvYXJjaC9yaXNjdi9pbmNsdWRl L2FzbS90aHJlYWRfaW5mby5oIGIvYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS90aHJlYWRfaW5mby5o CmluZGV4IDgzNmQ4MGRkMjkyMS4uZTVjYzZjMGRiNzEwIDEwMDY0NAotLS0gYS9hcmNoL3Jpc2N2 L2luY2x1ZGUvYXNtL3RocmVhZF9pbmZvLmgKKysrIGIvYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS90 aHJlYWRfaW5mby5oCkBAIC0xMTcsNyArMTE3LDcgQEAgaW50IGFyY2hfZHVwX3Rhc2tfc3RydWN0 KHN0cnVjdCB0YXNrX3N0cnVjdCAqZHN0LCBzdHJ1Y3QgdGFza19zdHJ1Y3QgKnNyYyk7CiAjaW5j bHVkZSA8YXNtLWdlbmVyaWMvdGhyZWFkX2luZm9fdGlmLmg+CiAKICNkZWZpbmUgVElGXzMyQklU CQkJMTYJLyogY29tcGF0LW1vZGUgMzJiaXQgcHJvY2VzcyAqLwotI2RlZmluZSBUSUZfUklTQ1Zf Vl9ERUZFUl9SRVNUT1JFCTE3CS8qIHJlc3RvcmUgVmVjdG9yIGJlZm9yZSByZXR1cmluZyB0byB1 c2VyICovCisjZGVmaW5lIFRJRl9SSVNDVl9WX0RFRkVSX1JFU1RPUkUJMTcJLyogcmVzdG9yZSBW ZWN0b3IgYmVmb3JlIHJldHVybmluZyB0byB1c2VyICovCiAKICNkZWZpbmUgX1RJRl9SSVNDVl9W X0RFRkVSX1JFU1RPUkUJQklUKFRJRl9SSVNDVl9WX0RFRkVSX1JFU1RPUkUpCiAKZGlmZiAtLWdp dCBhL2FyY2gvcmlzY3Yva2VybmVsL2FjcGkuYyBiL2FyY2gvcmlzY3Yva2VybmVsL2FjcGkuYwpp bmRleCA3MTY5OGVlMTE2MjEuLjI2YzAxOGViY2UwMyAxMDA2NDQKLS0tIGEvYXJjaC9yaXNjdi9r ZXJuZWwvYWNwaS5jCisrKyBiL2FyY2gvcmlzY3Yva2VybmVsL2FjcGkuYwpAQCAtNjksNyArNjks NyBAQCBzdGF0aWMgaW50IF9faW5pdCBhY3BpX2ZhZHRfc2FuaXR5X2NoZWNrKHZvaWQpCiAKIAkv KgogCSAqIEZBRFQgaXMgcmVxdWlyZWQgb24gcmlzY3Y7IHJldHJpZXZlIGl0IHRvIGNoZWNrIGl0 cyBwcmVzZW5jZQotCSAqIGFuZCBjYXJyeSBvdXQgcmV2aXNpb24gYW5kIEFDUEkgSFcgcmVkdWNl ZCBjb21wbGlhbmN5IHRlc3RzCisJICogYW5kIGNhcnJ5IG91dCByZXZpc2lvbiBhbmQgQUNQSSBI VyByZWR1Y2VkIGNvbXBsaWFuY2UgdGVzdHMKIAkgKi8KIAlzdGF0dXMgPSBhY3BpX2dldF90YWJs ZShBQ1BJX1NJR19GQURULCAwLCAmdGFibGUpOwogCWlmIChBQ1BJX0ZBSUxVUkUoc3RhdHVzKSkg ewpkaWZmIC0tZ2l0IGEvYXJjaC9yaXNjdi9rZXJuZWwvZnRyYWNlLmMgYi9hcmNoL3Jpc2N2L2tl cm5lbC9mdHJhY2UuYwppbmRleCA4ZDE4ZDY3MjdmMGYuLmI0MzBlZGZiODNmNCAxMDA2NDQKLS0t IGEvYXJjaC9yaXNjdi9rZXJuZWwvZnRyYWNlLmMKKysrIGIvYXJjaC9yaXNjdi9rZXJuZWwvZnRy YWNlLmMKQEAgLTE0OCw3ICsxNDgsNyBAQCBpbnQgZnRyYWNlX21ha2Vfbm9wKHN0cnVjdCBtb2R1 bGUgKm1vZCwgc3RydWN0IGR5bl9mdHJhY2UgKnJlYywgdW5zaWduZWQgbG9uZyBhZAogCiAvKgog ICogVGhpcyBpcyBjYWxsZWQgZWFybHkgb24sIGFuZCBpc24ndCB3cmFwcGVkIGJ5Ci0gKiBmdHJh Y2VfYXJjaF9jb2RlX21vZGlmeV97cHJlcGFyZSxwb3N0X3Byb2Nlc3N9KCkgYW5kIHRoZXJlZm9y IGRvZXNuJ3QgaG9sZAorICogZnRyYWNlX2FyY2hfY29kZV9tb2RpZnlfe3ByZXBhcmUscG9zdF9w cm9jZXNzfSgpIGFuZCB0aGVyZWZvcmUgZG9lc24ndCBob2xkCiAgKiB0ZXh0X211dGV4LCB3aGlj aCB0cmlnZ2VycyBhIGxvY2tkZXAgZmFpbHVyZS4gIFNNUCBpc24ndCBydW5uaW5nIHNvIHdlIGNv dWxkCiAgKiBqdXN0IGRpcmVjdGx5IHBva2UgdGhlIHRleHQsIGJ1dCBpdCdzIHNpbXBsZXIgdG8g anVzdCB0YWtlIHRoZSBsb2NrCiAgKiBvdXJzZWx2ZXMuCmRpZmYgLS1naXQgYS9hcmNoL3Jpc2N2 L2tlcm5lbC9oZWFkLlMgYi9hcmNoL3Jpc2N2L2tlcm5lbC9oZWFkLlMKaW5kZXggYmRmMzM1MmFj ZjRjLi5kN2RlYmM2YTVlNzAgMTAwNjQ0Ci0tLSBhL2FyY2gvcmlzY3Yva2VybmVsL2hlYWQuUwor KysgYi9hcmNoL3Jpc2N2L2tlcm5lbC9oZWFkLlMKQEAgLTgwLDcgKzgwLDcgQEAgcmVsb2NhdGVf ZW5hYmxlX21tdToKIAlzdWIgYTEsIGExLCBhMgogCWFkZCByYSwgcmEsIGExCiAKLQkvKiBQb2lu dCBzdHZlYyB0byB2aXJ0dWFsIGFkZHJlc3Mgb2YgaW50cnVjdGlvbiBhZnRlciBzYXRwIHdyaXRl ICovCisJLyogUG9pbnQgc3R2ZWMgdG8gdmlydHVhbCBhZGRyZXNzIG9mIGluc3RydWN0aW9uIGFm dGVyIHNhdHAgd3JpdGUgKi8KIAlsYSBhMiwgMWYKIAlhZGQgYTIsIGEyLCBhMQogCWNzcncgQ1NS X1RWRUMsIGEyCmRpZmYgLS1naXQgYS9hcmNoL3Jpc2N2L2tlcm5lbC9tY291bnQtZHluLlMgYi9h cmNoL3Jpc2N2L2tlcm5lbC9tY291bnQtZHluLlMKaW5kZXggNDhmNmM0ZjdkY2EwLi4wODJmZTBi MGUzYzAgMTAwNjQ0Ci0tLSBhL2FyY2gvcmlzY3Yva2VybmVsL21jb3VudC1keW4uUworKysgYi9h cmNoL3Jpc2N2L2tlcm5lbC9tY291bnQtZHluLlMKQEAgLTY2LDcgKzY2LDcgQEAKICogOChzcCkg c3RvcmVzIHRoZSBmdW5jdGlvbiByZXR1cm4gYWRkcmVzcyAoaS5lLiBwYXJlbnQgSVApIHRoYXQK ICogY2FuIGJlIGFjY2Vzc2VkIGJ5ICYoZnJlZ3MpLT5yYSBpbiB0cmFjaW5nIGZ1bmN0aW9uLgog KgotKiBUaGUgb3RoZXIgcmVncyBhcmUgc2F2ZWQgYXQgdGhlIHJlc3BlY3RpdmUgbG9jYWx0aW9u IGFuZCBhY2Nlc3NlZAorKiBUaGUgb3RoZXIgcmVncyBhcmUgc2F2ZWQgYXQgdGhlIHJlc3BlY3Rp dmUgbG9jYXRpb24gYW5kIGFjY2Vzc2VkCiAqIGJ5IHRoZSByZXNwZWN0aXZlIGZ0cmFjZV9yZWdz IG1lbWJlci4KICoKICogSGVyZSBpcyB0aGUgbGF5b3V0IG9mIHN0YWNrIGZvciB5b3VyIHJlZmVy ZW5jZS4KZGlmZiAtLWdpdCBhL2FyY2gvcmlzY3Yva2VybmVsL21vZHVsZS1zZWN0aW9ucy5jIGIv YXJjaC9yaXNjdi9rZXJuZWwvbW9kdWxlLXNlY3Rpb25zLmMKaW5kZXggMTY3NWNiYWQ4NjE5Li45 OGVhYWM2ZjY2MDYgMTAwNjQ0Ci0tLSBhL2FyY2gvcmlzY3Yva2VybmVsL21vZHVsZS1zZWN0aW9u cy5jCisrKyBiL2FyY2gvcmlzY3Yva2VybmVsL21vZHVsZS1zZWN0aW9ucy5jCkBAIC0xNDgsNyAr MTQ4LDcgQEAgaW50IG1vZHVsZV9mcm9iX2FyY2hfc2VjdGlvbnMoRWxmX0VoZHIgKmVoZHIsIEVs Zl9TaGRyICpzZWNoZHJzLAogCQlyZXR1cm4gLUVOT0VYRUM7CiAJfQogCi0JLyogQ2FsY3VsYXRl IHRoZSBtYXhpbnVtIG51bWJlciBvZiBlbnRyaWVzICovCisJLyogQ2FsY3VsYXRlIHRoZSBtYXhp bXVtIG51bWJlciBvZiBlbnRyaWVzICovCiAJZm9yIChpID0gMDsgaSA8IGVoZHItPmVfc2hudW07 IGkrKykgewogCQlzaXplX3QgbnVtX3JlbGFzID0gc2VjaGRyc1tpXS5zaF9zaXplIC8gc2l6ZW9m KEVsZl9SZWxhKTsKIAkJRWxmX1JlbGEgKnJlbGFzID0gKHZvaWQgKillaGRyICsgc2VjaGRyc1tp XS5zaF9vZmZzZXQ7CmRpZmYgLS1naXQgYS9hcmNoL3Jpc2N2L2tlcm5lbC9wcm9iZXMva3Byb2Jl cy5jIGIvYXJjaC9yaXNjdi9rZXJuZWwvcHJvYmVzL2twcm9iZXMuYwppbmRleCA4NzIzMzkwYzdj YWQuLjllMmFmYWJmOTRlOCAxMDA2NDQKLS0tIGEvYXJjaC9yaXNjdi9rZXJuZWwvcHJvYmVzL2tw cm9iZXMuYworKysgYi9hcmNoL3Jpc2N2L2tlcm5lbC9wcm9iZXMva3Byb2Jlcy5jCkBAIC0xNDks NyArMTQ5LDcgQEAgc3RhdGljIHZvaWQgX19rcHJvYmVzIHNldF9jdXJyZW50X2twcm9iZShzdHJ1 Y3Qga3Byb2JlICpwKQogCiAvKgogICogSW50ZXJydXB0cyBuZWVkIHRvIGJlIGRpc2FibGVkIGJl Zm9yZSBzaW5nbGUtc3RlcCBtb2RlIGlzIHNldCwgYW5kIG5vdAotICogcmVlbmFibGVkIHVudGls IGFmdGVyIHNpbmdsZS1zdGVwIG1vZGUgZW5kcy4KKyAqIHJlLWVuYWJsZWQgdW50aWwgYWZ0ZXIg c2luZ2xlLXN0ZXAgbW9kZSBlbmRzLgogICogV2l0aG91dCBkaXNhYmxpbmcgaW50ZXJydXB0IG9u IGxvY2FsIENQVSwgdGhlcmUgaXMgYSBjaGFuY2Ugb2YKICAqIGludGVycnVwdCBvY2N1cnJlbmNl IGluIHRoZSBwZXJpb2Qgb2YgZXhjZXB0aW9uIHJldHVybiBhbmQgIHN0YXJ0IG9mCiAgKiBvdXQt b2YtbGluZSBzaW5nbGUtc3RlcCwgdGhhdCByZXN1bHQgaW4gd3JvbmdseSBzaW5nbGUgc3RlcHBp bmcKZGlmZiAtLWdpdCBhL2FyY2gvcmlzY3Yva2VybmVsL3Byb2Jlcy91cHJvYmVzLmMgYi9hcmNo L3Jpc2N2L2tlcm5lbC9wcm9iZXMvdXByb2Jlcy5jCmluZGV4IGYwZDA2OTFhODY4OC4uZWIxNzdk MGNlOGFiIDEwMDY0NAotLS0gYS9hcmNoL3Jpc2N2L2tlcm5lbC9wcm9iZXMvdXByb2Jlcy5jCisr KyBiL2FyY2gvcmlzY3Yva2VybmVsL3Byb2Jlcy91cHJvYmVzLmMKQEAgLTExMSw3ICsxMTEsNyBA QCB2b2lkIGFyY2hfdXByb2JlX2Fib3J0X3hvbChzdHJ1Y3QgYXJjaF91cHJvYmUgKmF1cHJvYmUs IHN0cnVjdCBwdF9yZWdzICpyZWdzKQogCiAJY3VycmVudC0+dGhyZWFkLmJhZF9jYXVzZSA9IHV0 YXNrLT5hdXRhc2suc2F2ZWRfY2F1c2U7CiAJLyoKLQkgKiBUYXNrIGhhcyByZWNlaXZlZCBhIGZh dGFsIHNpZ25hbCwgc28gcmVzZXQgYmFjayB0byBwcm9iYmVkCisJICogVGFzayBoYXMgcmVjZWl2 ZWQgYSBmYXRhbCBzaWduYWwsIHNvIHJlc2V0IGJhY2sgdG8gcHJvYmVkCiAJICogYWRkcmVzcy4K IAkgKi8KIAlpbnN0cnVjdGlvbl9wb2ludGVyX3NldChyZWdzLCB1dGFzay0+dmFkZHIpOwpkaWZm IC0tZ2l0IGEvYXJjaC9yaXNjdi9rZXJuZWwvc29jLmMgYi9hcmNoL3Jpc2N2L2tlcm5lbC9zb2Mu YwppbmRleCBhMDUxNjE3MmEzM2MuLjdkNjllM2I2YmFiNCAxMDA2NDQKLS0tIGEvYXJjaC9yaXNj di9rZXJuZWwvc29jLmMKKysrIGIvYXJjaC9yaXNjdi9rZXJuZWwvc29jLmMKQEAgLTgsNyArOCw3 IEBACiAjaW5jbHVkZSA8YXNtL3NvYy5oPgogCiAvKgotICogVGhpcyBpcyBjYWxsZWQgZXh0cmVt bHkgZWFybHksIGJlZm9yZSBwYXJzZV9kdGIoKSwgdG8gYWxsb3cgaW5pdGlhbGl6aW5nCisgKiBU aGlzIGlzIGNhbGxlZCBleHRyZW1lbHkgZWFybHksIGJlZm9yZSBwYXJzZV9kdGIoKSwgdG8gYWxs b3cgaW5pdGlhbGl6aW5nCiAgKiBTb0MgaGFyZHdhcmUgYmVmb3JlIG1lbW9yeSBvciBhbnkgZGV2 aWNlIGRyaXZlciBpbml0aWFsaXphdGlvbi4KICAqLwogdm9pZCBfX2luaXQgc29jX2Vhcmx5X2lu aXQodm9pZCkKZGlmZiAtLWdpdCBhL2FyY2gvcmlzY3Yva2VybmVsL3N1c3BlbmQuYyBiL2FyY2gv cmlzY3Yva2VybmVsL3N1c3BlbmQuYwppbmRleCBhZmY5MzA5MGM0ZWYuLjNlZmJmNzg3NGYzYiAx MDA2NDQKLS0tIGEvYXJjaC9yaXNjdi9rZXJuZWwvc3VzcGVuZC5jCisrKyBiL2FyY2gvcmlzY3Yv a2VybmVsL3N1c3BlbmQuYwpAQCAtNzgsNyArNzgsNyBAQCBpbnQgY3B1X3N1c3BlbmQodW5zaWdu ZWQgbG9uZyBhcmcsCiAJc3VzcGVuZF9zYXZlX2NzcnMoJmNvbnRleHQpOwogCiAJLyoKLQkgKiBG dW5jdGlvbiBncmFwaCB0cmFjZXIgc3RhdGUgZ2V0cyBpbmNvc2lzdGVudCB3aGVuIHRoZSBrZXJu ZWwKKwkgKiBGdW5jdGlvbiBncmFwaCB0cmFjZXIgc3RhdGUgZ2V0cyBpbmNvbnNpc3RlbnQgd2hl biB0aGUga2VybmVsCiAJICogY2FsbHMgZnVuY3Rpb25zIHRoYXQgbmV2ZXIgcmV0dXJuIChha2Eg ZmluaXNoZXJzKSBoZW5jZSBkaXNhYmxlCiAJICogZ3JhcGggdHJhY2luZyBkdXJpbmcgdGhlaXIg ZXhlY3V0aW9uLgogCSAqLwpkaWZmIC0tZ2l0IGEvYXJjaC9yaXNjdi9rdm0vdGxiLmMgYi9hcmNo L3Jpc2N2L2t2bS90bGIuYwppbmRleCBmZjFhZWFjNGViOGUuLmU0NGYzZWJlMzg0NCAxMDA2NDQK LS0tIGEvYXJjaC9yaXNjdi9rdm0vdGxiLmMKKysrIGIvYXJjaC9yaXNjdi9rdm0vdGxiLmMKQEAg LTE4Miw3ICsxODIsNyBAQCB2b2lkIGt2bV9yaXNjdl9sb2NhbF90bGJfc2FuaXRpemUoc3RydWN0 IGt2bV92Y3B1ICp2Y3B1KQogCiAJLyoKIAkgKiBGbHVzaCBWUy1zdGFnZSBUTEIgZW50cmllcyBm b3IgaW1wbGVtZW50YXRpb24gd2hlcmUgVlMtc3RhZ2UKLQkgKiBUTEIgZG9lcyBub3QgY2FoY2Ug Z3Vlc3QgcGh5c2ljYWwgYWRkcmVzcyBhbmQgVk1JRC4KKwkgKiBUTEIgZG9lcyBub3QgY2FjaGUg Z3Vlc3QgcGh5c2ljYWwgYWRkcmVzcyBhbmQgVk1JRC4KIAkgKi8KIAlpZiAoc3RhdGljX2JyYW5j aF91bmxpa2VseSgma3ZtX3Jpc2N2X3Zzc3RhZ2VfdGxiX25vX2dwYSkpCiAJCWt2bV9yaXNjdl9s b2NhbF9oZmVuY2VfdnZtYV9hbGwodm1pZCk7CmRpZmYgLS1naXQgYS9hcmNoL3Jpc2N2L2t2bS92 Y3B1X3BtdS5jIGIvYXJjaC9yaXNjdi9rdm0vdmNwdV9wbXUuYwppbmRleCBhMmZhZTcwZWUxNzQu LmViZmY0MzhhNzI1ZiAxMDA2NDQKLS0tIGEvYXJjaC9yaXNjdi9rdm0vdmNwdV9wbXUuYworKysg Yi9hcmNoL3Jpc2N2L2t2bS92Y3B1X3BtdS5jCkBAIC02NzEsNyArNjcxLDcgQEAgaW50IGt2bV9y aXNjdl92Y3B1X3BtdV9jdHJfc3RvcChzdHJ1Y3Qga3ZtX3ZjcHUgKnZjcHUsIHVuc2lnbmVkIGxv bmcgY3RyX2Jhc2UsCiAJCQkJcG1jLT5jb3VudGVyX3ZhbCArPSBwZXJmX2V2ZW50X3JlYWRfdmFs dWUocG1jLT5wZXJmX2V2ZW50LAogCQkJCQkJCQkJICAmZW5hYmxlZCwgJnJ1bm5pbmcpOwogCQkJ LyoKLQkJCSAqIFRoZSBjb3VudGVyIGFuZCBvdmVyZmxvdyBpbmRpY2llcyBpbiB0aGUgc25hcHNo b3QgcmVnaW9uIGFyZSB3LnIudG8KKwkJCSAqIFRoZSBjb3VudGVyIGFuZCBvdmVyZmxvdyBpbmRp Y2VzIGluIHRoZSBzbmFwc2hvdCByZWdpb24gYXJlIHcuci50bwogCQkJICogY2Jhc2UuIE1vZGlm eSB0aGUgc2V0IGJpdCBpbiB0aGUgY291bnRlciBtYXNrIGluc3RlYWQgb2YgdGhlIHBtY19pbmRl eAogCQkJICogd2hpY2ggaW5kaWNhdGVzIHRoZSBhYnNvbHV0ZSBjb3VudGVyIGluZGV4LgogCQkJ ICovCmRpZmYgLS1naXQgYS9hcmNoL3Jpc2N2L2xpYi9jc3VtLmMgYi9hcmNoL3Jpc2N2L2xpYi9j c3VtLmMKaW5kZXggNzViZDBhYmZmZDYzLi41ZDQzNzk3NjhlNWQgMTAwNjQ0Ci0tLSBhL2FyY2gv cmlzY3YvbGliL2NzdW0uYworKysgYi9hcmNoL3Jpc2N2L2xpYi9jc3VtLmMKQEAgLTI2OSw3ICsy NjksNyBAQCB1bnNpZ25lZCBpbnQgZG9fY3N1bShjb25zdCB1bnNpZ25lZCBjaGFyICpidWZmLCBp bnQgbGVuKQogCSAqIG9uIG1hY2hpbmVzIHdpdGggZmFzdCBtaXNhbGlnbmVkIGFjY2Vzc2VzLgog CSAqCiAJICogVGhlcmUgaXMgc29tZSBkdXBsaWNhdGUgY29kZSBiZXR3ZWVuIHRoZSAid2l0aF9h bGlnbm1lbnQiIGFuZAotCSAqICJub19hbGlnbm1lbnQiIGltcGxtZW50YXRpb25zLCBidXQgdGhl IG92ZXJsYXAgaXMgdG9vIGF3a3dhcmQgdG8gYmUKKwkgKiAibm9fYWxpZ25tZW50IiBpbXBsZW1l bnRhdGlvbnMsIGJ1dCB0aGUgb3ZlcmxhcCBpcyB0b28gYXdrd2FyZCB0byBiZQogCSAqIGFibGUg dG8gZml0IGluIG9uZSBmdW5jdGlvbiB3aXRob3V0IGludHJvZHVjaW5nIG11bHRpcGxlIHN0YXRp YwogCSAqIGJyYW5jaGVzLiBUaGUgbGFyZ2VzdCBjaHVuayBvZiBvdmVybGFwIHdhcyBkZWxlZ2F0 ZWQgaW50byB0aGUKIAkgKiBkb19jc3VtX2NvbW1vbiBmdW5jdGlvbi4KZGlmZiAtLWdpdCBhL2Fy Y2gvcmlzY3YvbGliL21lbW1vdmUuUyBiL2FyY2gvcmlzY3YvbGliL21lbW1vdmUuUwppbmRleCBj YjNlMmU3ZWYwYmEuLjQxMGU1OThkNDY3NyAxMDA2NDQKLS0tIGEvYXJjaC9yaXNjdi9saWIvbWVt bW92ZS5TCisrKyBiL2FyY2gvcmlzY3YvbGliL21lbW1vdmUuUwpAQCAtNDAsOCArNDAsOCBAQCBT WU1fRlVOQ19TVEFSVChfX21lbW1vdmUpCiAJICogICBCb3RoIENvcHkgTW9kZXM6IHQxIC0gVGVt cG9yYXJ5IGZvciBsb2FkLXN0b3JlCiAJICogICBCb3RoIENvcHkgTW9kZXM6IHQyIC0gVGVtcG9y YXJ5IGZvciBsb2FkLXN0b3JlCiAJICogICBCb3RoIENvcHkgTW9kZXM6IGE1IC0gZGVzdCB0byBz cmMgYWxpZ25tZW50IG9mZnNldAotCSAqICAgQm90aCBDb3B5IE1vZGVzOiBhNiAtIFNoaWZ0IGFt bW91bnQKLQkgKiAgIEJvdGggQ29weSBNb2RlczogYTcgLSBJbnZlcnNlIFNoaWZ0IGFtbW91bnQK KwkgKiAgIEJvdGggQ29weSBNb2RlczogYTYgLSBTaGlmdCBhbW91bnQKKwkgKiAgIEJvdGggQ29w eSBNb2RlczogYTcgLSBJbnZlcnNlIFNoaWZ0IGFtb3VudAogCSAqICAgQm90aCBDb3B5IE1vZGVz OiBhMiAtIEFsdGVybmF0ZSBicmVha3BvaW50IGZvciB1bnJvbGxlZCBsb29wcwogCSAqLwogCmRp ZmYgLS1naXQgYS9hcmNoL3Jpc2N2L21tL2NhY2hlZmx1c2guYyBiL2FyY2gvcmlzY3YvbW0vY2Fj aGVmbHVzaC5jCmluZGV4IGQ4M2E2MTI0NjRmNi4uZjhlYWQ3Y2I3YzdkIDEwMDY0NAotLS0gYS9h cmNoL3Jpc2N2L21tL2NhY2hlZmx1c2guYworKysgYi9hcmNoL3Jpc2N2L21tL2NhY2hlZmx1c2gu YwpAQCAtMjksNyArMjksNyBAQCB2b2lkIGZsdXNoX2ljYWNoZV9hbGwodm9pZCkKIAkgKiBNYWtl IHN1cmUgYWxsIHByZXZpb3VzIHdyaXRlcyB0byB0aGUgRCQgYXJlIG9yZGVyZWQgYmVmb3JlIG1h a2luZwogCSAqIHRoZSBJUEkuIFRoZSBSSVNDLVYgc3BlYyBzdGF0ZXMgdGhhdCBhIGhhcnQgbXVz dCBleGVjdXRlIGEgZGF0YSBmZW5jZQogCSAqIGJlZm9yZSB0cmlnZ2VyaW5nIGEgcmVtb3RlIGZl bmNlLmkgaW4gb3JkZXIgdG8gbWFrZSB0aGUgbW9kaWZpY2F0aW9uCi0JICogdmlzYWJsZSBmb3Ig cmVtb3RlIGhhcnRzLgorCSAqIHZpc2libGUgZm9yIHJlbW90ZSBoYXJ0cy4KIAkgKgogCSAqIElQ SXMgb24gUklTQy1WIGFyZSB0cmlnZ2VyZWQgYnkgTU1JTyB3cml0ZXMgdG8gZWl0aGVyIENMSU5U IG9yCiAJICogUy1JTVNJQywgc28gdGhlIGZlbmNlIGVuc3VyZXMgcHJldmlvdXMgZGF0YSB3cml0 ZXMgImhhcHBlbiBiZWZvcmUiCmRpZmYgLS1naXQgYS9hcmNoL3Jpc2N2L21tL3BoeXNhZGRyLmMg Yi9hcmNoL3Jpc2N2L21tL3BoeXNhZGRyLmMKaW5kZXggNTU5ZDI5MWZhYzVjLi5iMTgzNmU5NDgx Y2UgMTAwNjQ0Ci0tLSBhL2FyY2gvcmlzY3YvbW0vcGh5c2FkZHIuYworKysgYi9hcmNoL3Jpc2N2 L21tL3BoeXNhZGRyLmMKQEAgLTksNyArOSw3IEBACiBwaHlzX2FkZHJfdCBfX3ZpcnRfdG9fcGh5 cyh1bnNpZ25lZCBsb25nIHgpCiB7CiAJLyoKLQkgKiBCb3VuZGFyeSBjaGVja2luZyBhZ2luc3Qg dGhlIGtlcm5lbCBsaW5lYXIgbWFwcGluZyBzcGFjZS4KKwkgKiBCb3VuZGFyeSBjaGVja2luZyBh Z2FpbnN0IHRoZSBrZXJuZWwgbGluZWFyIG1hcHBpbmcgc3BhY2UuCiAJICovCiAJV0FSTighaXNf bGluZWFyX21hcHBpbmcoeCkgJiYgIWlzX2tlcm5lbF9tYXBwaW5nKHgpLAogCSAgICAgInZpcnRf dG9fcGh5cyB1c2VkIGZvciBub24tbGluZWFyIGFkZHJlc3M6ICVwICglcFMpXG4iLApAQCAtMjUs NyArMjUsNyBAQCBwaHlzX2FkZHJfdCBfX3BoeXNfYWRkcl9zeW1ib2wodW5zaWduZWQgbG9uZyB4 KQogCXVuc2lnbmVkIGxvbmcga2VybmVsX2VuZCA9IGtlcm5lbF9zdGFydCArIGtlcm5lbF9tYXAu c2l6ZTsKIAogCS8qCi0JICogQm91bmRhcnkgY2hlY2tpbmcgYWdpbnN0IHRoZSBrZXJuZWwgaW1h Z2UgbWFwcGluZy4KKwkgKiBCb3VuZGFyeSBjaGVja2luZyBhZ2FpbnN0IHRoZSBrZXJuZWwgaW1h Z2UgbWFwcGluZy4KIAkgKiBfX3BhX3N5bWJvbCBzaG91bGQgb25seSBiZSB1c2VkIG9uIGtlcm5l bCBzeW1ib2wgYWRkcmVzc2VzLgogCSAqLwogCVZJUlRVQUxfQlVHX09OKHggPCBrZXJuZWxfc3Rh cnQgfHwgeCA+IGtlcm5lbF9lbmQpOwotLSAKMi4zNC4xCgoKX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX18KbGludXgtcmlzY3YgbWFpbGluZyBsaXN0CmxpbnV4 LXJpc2N2QGxpc3RzLmluZnJhZGVhZC5vcmcKaHR0cDovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFp bG1hbi9saXN0aW5mby9saW51eC1yaXNjdgo=