From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pg1-f181.google.com (mail-pg1-f181.google.com [209.85.215.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 690A735B624 for ; Thu, 12 Feb 2026 16:33:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.181 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770914038; cv=none; b=NUnv909Qz8LBTKkJlgvASuKY/1/Vo4uuNA422Ca2fYOyP6CjWIa2nnQK6SqdeQCnuH0qtOXN/SFt97lOnc31zc0S5HMjwVgvvwydbDLQd3mE0kxPz61DTyTTS/EsiR4cWI+DhfUPvGfcOTVDMlV6Xgmzve2fR28fWNcXgCxJk5o= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770914038; c=relaxed/simple; bh=/y2aNF1KH9RqqxwVR1L/iLIWr21tQoqS9iX5afcu0QU=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version:Content-Type; b=SPjT/ZSdKxzm3FAzxrpVI+Kta/UhFsXug9RdJD/05yQgjFxO8YnmT/jjmnd25aDh5Cua9+3/z+Xr55fONEkHbvcvymmvEjPeom7zGjLMdVrPOyc4icESef6HMYSC7YQNEQOLf0nvjrYMqeKqykLvaxIwuWA/8tOPIUuXQ7+tKxs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=gEsYRlNK; arc=none smtp.client-ip=209.85.215.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="gEsYRlNK" Received: by mail-pg1-f181.google.com with SMTP id 41be03b00d2f7-c54f700b5b1so4132226a12.0 for ; Thu, 12 Feb 2026 08:33:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770914035; x=1771518835; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=YINDdEn++H2VorP6YtJvLKNT5P0lhbX9RqO9SmKJgLI=; b=gEsYRlNKI4CpaGZcXHbb51Fae2KFp7BV4k61ELM/XgnD9PmEIVMGg6ICjSpqtSQJ00 RGlOLMg8CGLfbqQzFCygNW+V6izK2sx01aPo9TObBW3nIx3FQjnlt50JqtNxZdU2YNAl A9cs7nZLRLNRNEH9p5ROiaT079ri8xIy+dy1VJG174CM+VzHCPm4GFHanQj5DHN9qe78 mO7BPagMUyfAGznYN4lNpLaiq/VWIcEUb43wuSDcvuCSOMeatQKsSy72kbZ97oH/HiuX tFIp4TsaLE4n9vNauicG3ZMVsPJdGMOHqxQIfaM/NTOmOUGOn2XYR3Xt1t4XUVo9T5OG FRvw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770914035; x=1771518835; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=YINDdEn++H2VorP6YtJvLKNT5P0lhbX9RqO9SmKJgLI=; b=FrfiJVh95LISlkY32ysZrvcd9Pn+UdVd6TkIBAG+hv9t3m83XslZEiJ0Hi10Q2wfcV S7yDkht/FDivh9FZbJF2PHqOXHz2d2Ad4A17a9CawsvL23yowm5bCP5pXxtoaeQ+i6Pr uw1eVds2vCSxFtcpsR3zCInXyiDK0Rki15abUSfRuwG+qBN8U3NDID1wJZSEihhHy1MJ k3DibgWppXhDMUREKk9sedAlUtnzKJCLTsC+wR7vBYg3yesaNtZWCDO8OoOaqxlOHmID W8uwU07goyp2aWfBrkkkbR+itdkVeR6mIYFuCw6HfXX1Gp4ZOf9+oVqeu1fjAg2OJuAo FIFg== X-Forwarded-Encrypted: i=1; AJvYcCXHv060sHPYZxBYRY2xi8vTB4t1sQ3zI45MzP8Fz7sDDwGK7QjR4pX/5akVTOwLPhmCDYrPmpMz3vcuk0FtS4A=@vger.kernel.org X-Gm-Message-State: AOJu0YwVqzwtfJlWJuSYdi170Jkd8UuWF5Tw1nNImtXwuY9Xxjm5eUPE ZCkmVzbR95axsPPfH4PGSrX29QWMaXpPDvG2HCdnfnfkkr9Ut+GOCd9u X-Gm-Gg: AZuq6aI5U3nv2rO+tVjGwAz/LCjHMI8g+64lotIniuThOpVFJUi/2b45qp5Rpyb+Y07 wGryI+4YCGD0hnPeLk+ATVb6LRnKTPVeOYpXfUmsxvZE7M0QFJxHDWejdOwU/3jTIDih7aHRmsH 01lGFe3YVToJRV6gAqJGysrH2n/7wjxkQWaEhWZqwkMnL4JUI4OzkBRFwIqnR1L++if2utDjfr1 MReOYr8pVahuRzNOiv3vqU4vmePWn5IltfbJeIJ+NRb7Pnk+LFQhmEYx2ZBKooKW4MyKzGT1mSU hiKvH0BZCGo3yLIQa80yvX3K/enZA/MlZMT1T6xAOwv1DMQWyAQ4l2X5Bvj/jJuwNrz3qUjFNXC WHSiNdE1bbr1g+ZM8AMYLzQLNABorEJQe3aDveOh6QtIQHM0zAjwRYHiE0NVQSNi6IH7mkBBMmU iEh/fV9P2T0A9KK79YAYiPgSAViFVwFn/nX3daoFpwFN4uf0mErHCNV5Cy0D9qxuKGb6Fzfqkrp w== X-Received: by 2002:a17:90a:e7d2:b0:356:2c7b:c013 with SMTP id 98e67ed59e1d1-3568f521af0mr2836501a91.29.1770914035379; Thu, 12 Feb 2026 08:33:55 -0800 (PST) Received: from sean-All-Series.. (59-115-196-175.dynamic-ip.hinet.net. [59.115.196.175]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-35662f6bbe9sm9718609a91.12.2026.02.12.08.33.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Feb 2026 08:33:54 -0800 (PST) From: Sean Chang To: linux-riscv@lists.infradead.org Cc: conor@kernel.org, palmer@dabbelt.com, pjw@kernel.org, kernel-janitors@vger.kernel.org, seanwascoding@gmail.com Subject: [PATCH v3] riscv: fix various typos in comments and code Date: Fri, 13 Feb 2026 00:33:25 +0800 Message-Id: <20260212163325.60389-1-seanwascoding@gmail.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: kernel-janitors@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Fix various typos in RISC-V architecture code and comments. The following changes are included: - arch/riscv/errata/thead/errata.c: "futher" → "further" - arch/riscv/include/asm/atomic.h: "therefor" → "therefore", "arithmatic" → "arithmetic" - arch/riscv/include/asm/elf.h: "availiable" → "available", "coorespends" → "corresponds" - arch/riscv/include/asm/processor.h: "requries" → "is required" - arch/riscv/include/asm/thread_info.h: "returing" → "returning" - arch/riscv/kernel/acpi.c: "compliancy" → "compliance" - arch/riscv/kernel/ftrace.c: "therefor" → "therefore" - arch/riscv/kernel/head.S: "intruction" → "instruction" - arch/riscv/kernel/mcount-dyn.S: "localtion → "location" - arch/riscv/kernel/module-sections.c: "maxinum" → "maximum" - arch/riscv/kernel/probes/kprobes.c: "reenabled" → "re-enabled" - arch/riscv/kernel/probes/uprobes.c: "probbed" → "probed" - arch/riscv/kernel/soc.c: "extremly" → "extremely" - arch/riscv/kernel/suspend.c: "incosistent" → "inconsistent" - arch/riscv/kvm/tlb.c: "cahce" → "cache" - arch/riscv/kvm/vcpu_pmu.c: "indicies" → "indices" - arch/riscv/lib/csum.c: "implmentations" → "implementations" - arch/riscv/lib/memmove.S: "ammount" → "amount" - arch/riscv/mm/cacheflush.c: "visable" → "visible" - arch/riscv/mm/physaddr.c: "aginst" → "against" Signed-off-by: Sean Chang --- v3: - Restore the clean subject line. - Fix the CC list to include the Conor. - Collect all typos into one clean commit. - Corrected some wording in the commit message. v2: - Fix the "coorespends" to "corresponds" - Replace the "requries" to "is required" arch/riscv/errata/thead/errata.c | 2 +- arch/riscv/include/asm/atomic.h | 4 ++-- arch/riscv/include/asm/elf.h | 4 ++-- arch/riscv/include/asm/processor.h | 2 +- arch/riscv/include/asm/thread_info.h | 2 +- arch/riscv/kernel/acpi.c | 2 +- arch/riscv/kernel/ftrace.c | 2 +- arch/riscv/kernel/head.S | 2 +- arch/riscv/kernel/mcount-dyn.S | 2 +- arch/riscv/kernel/module-sections.c | 2 +- arch/riscv/kernel/probes/kprobes.c | 2 +- arch/riscv/kernel/probes/uprobes.c | 2 +- arch/riscv/kernel/soc.c | 2 +- arch/riscv/kernel/suspend.c | 2 +- arch/riscv/kvm/tlb.c | 2 +- arch/riscv/kvm/vcpu_pmu.c | 2 +- arch/riscv/lib/csum.c | 2 +- arch/riscv/lib/memmove.S | 4 ++-- arch/riscv/mm/cacheflush.c | 2 +- arch/riscv/mm/physaddr.c | 4 ++-- 20 files changed, 24 insertions(+), 24 deletions(-) diff --git a/arch/riscv/errata/thead/errata.c b/arch/riscv/errata/thead/errata.c index 0b942183f708..6f1c683f0ec0 100644 --- a/arch/riscv/errata/thead/errata.c +++ b/arch/riscv/errata/thead/errata.c @@ -153,7 +153,7 @@ static bool errata_probe_ghostwrite(unsigned int stage, * target-c9xx cores report arch_id and impid as 0 * * While ghostwrite may not affect all c9xx cores that implement - * xtheadvector, there is no futher granularity than c9xx. Assume + * xtheadvector, there is no further granularity than c9xx. Assume * vulnerable for this entire class of processors when xtheadvector is * enabled. */ diff --git a/arch/riscv/include/asm/atomic.h b/arch/riscv/include/asm/atomic.h index 3f33dc54f94b..616b8b332ac5 100644 --- a/arch/riscv/include/asm/atomic.h +++ b/arch/riscv/include/asm/atomic.h @@ -46,7 +46,7 @@ static __always_inline void arch_atomic64_set(atomic64_t *v, s64 i) #endif /* - * First, the atomic ops that have no ordering constraints and therefor don't + * First, the atomic ops that have no ordering constraints and therefore don't * have the AQ or RL bits set. These don't return anything, so there's only * one version to worry about. */ @@ -81,7 +81,7 @@ ATOMIC_OPS(xor, xor, i) /* * Atomic ops that have ordered, relaxed, acquire, and release variants. - * There's two flavors of these: the arithmatic ops have both fetch and return + * There's two flavors of these: the arithmetic ops have both fetch and return * versions, while the logical ops only have fetch versions. */ #define ATOMIC_FETCH_OP(op, asm_op, I, asm_type, c_type, prefix) \ diff --git a/arch/riscv/include/asm/elf.h b/arch/riscv/include/asm/elf.h index c7aea7886d22..aa4961b0e208 100644 --- a/arch/riscv/include/asm/elf.h +++ b/arch/riscv/include/asm/elf.h @@ -59,8 +59,8 @@ extern bool compat_elf_check_arch(Elf32_Ehdr *hdr); #endif /* - * Provides information on the availiable set of ISA extensions to userspace, - * via a bitmap that coorespends to each single-letter ISA extension. This is + * Provides information on the available set of ISA extensions to userspace, + * via a bitmap that corresponds to each single-letter ISA extension. This is * essentially defunct, but will remain for compatibility with userspace. */ #define ELF_HWCAP riscv_get_elf_hwcap() diff --git a/arch/riscv/include/asm/processor.h b/arch/riscv/include/asm/processor.h index da5426122d28..8be97a4f1780 100644 --- a/arch/riscv/include/asm/processor.h +++ b/arch/riscv/include/asm/processor.h @@ -85,7 +85,7 @@ struct pt_regs; * preempt_v. All preempt_v context should be dropped in such case because * V-regs are caller-saved. Only sstatus.VS=ON is persisted across a * schedule() call. - * - bit 30: The in-kernel preempt_v context is saved, and requries to be + * - bit 30: The in-kernel preempt_v context is saved, and is required to be * restored when returning to the context that owns the preempt_v. * - bit 31: The in-kernel preempt_v context is dirty, as signaled by the * trap entry code. Any context switches out-of current task need to save diff --git a/arch/riscv/include/asm/thread_info.h b/arch/riscv/include/asm/thread_info.h index 836d80dd2921..e5cc6c0db710 100644 --- a/arch/riscv/include/asm/thread_info.h +++ b/arch/riscv/include/asm/thread_info.h @@ -117,7 +117,7 @@ int arch_dup_task_struct(struct task_struct *dst, struct task_struct *src); #include #define TIF_32BIT 16 /* compat-mode 32bit process */ -#define TIF_RISCV_V_DEFER_RESTORE 17 /* restore Vector before returing to user */ +#define TIF_RISCV_V_DEFER_RESTORE 17 /* restore Vector before returning to user */ #define _TIF_RISCV_V_DEFER_RESTORE BIT(TIF_RISCV_V_DEFER_RESTORE) diff --git a/arch/riscv/kernel/acpi.c b/arch/riscv/kernel/acpi.c index 71698ee11621..26c018ebce03 100644 --- a/arch/riscv/kernel/acpi.c +++ b/arch/riscv/kernel/acpi.c @@ -69,7 +69,7 @@ static int __init acpi_fadt_sanity_check(void) /* * FADT is required on riscv; retrieve it to check its presence - * and carry out revision and ACPI HW reduced compliancy tests + * and carry out revision and ACPI HW reduced compliance tests */ status = acpi_get_table(ACPI_SIG_FADT, 0, &table); if (ACPI_FAILURE(status)) { diff --git a/arch/riscv/kernel/ftrace.c b/arch/riscv/kernel/ftrace.c index 8d18d6727f0f..b430edfb83f4 100644 --- a/arch/riscv/kernel/ftrace.c +++ b/arch/riscv/kernel/ftrace.c @@ -148,7 +148,7 @@ int ftrace_make_nop(struct module *mod, struct dyn_ftrace *rec, unsigned long ad /* * This is called early on, and isn't wrapped by - * ftrace_arch_code_modify_{prepare,post_process}() and therefor doesn't hold + * ftrace_arch_code_modify_{prepare,post_process}() and therefore doesn't hold * text_mutex, which triggers a lockdep failure. SMP isn't running so we could * just directly poke the text, but it's simpler to just take the lock * ourselves. diff --git a/arch/riscv/kernel/head.S b/arch/riscv/kernel/head.S index bdf3352acf4c..d7debc6a5e70 100644 --- a/arch/riscv/kernel/head.S +++ b/arch/riscv/kernel/head.S @@ -80,7 +80,7 @@ relocate_enable_mmu: sub a1, a1, a2 add ra, ra, a1 - /* Point stvec to virtual address of intruction after satp write */ + /* Point stvec to virtual address of instruction after satp write */ la a2, 1f add a2, a2, a1 csrw CSR_TVEC, a2 diff --git a/arch/riscv/kernel/mcount-dyn.S b/arch/riscv/kernel/mcount-dyn.S index 48f6c4f7dca0..082fe0b0e3c0 100644 --- a/arch/riscv/kernel/mcount-dyn.S +++ b/arch/riscv/kernel/mcount-dyn.S @@ -66,7 +66,7 @@ * 8(sp) stores the function return address (i.e. parent IP) that * can be accessed by &(fregs)->ra in tracing function. * -* The other regs are saved at the respective localtion and accessed +* The other regs are saved at the respective location and accessed * by the respective ftrace_regs member. * * Here is the layout of stack for your reference. diff --git a/arch/riscv/kernel/module-sections.c b/arch/riscv/kernel/module-sections.c index 1675cbad8619..98eaac6f6606 100644 --- a/arch/riscv/kernel/module-sections.c +++ b/arch/riscv/kernel/module-sections.c @@ -148,7 +148,7 @@ int module_frob_arch_sections(Elf_Ehdr *ehdr, Elf_Shdr *sechdrs, return -ENOEXEC; } - /* Calculate the maxinum number of entries */ + /* Calculate the maximum number of entries */ for (i = 0; i < ehdr->e_shnum; i++) { size_t num_relas = sechdrs[i].sh_size / sizeof(Elf_Rela); Elf_Rela *relas = (void *)ehdr + sechdrs[i].sh_offset; diff --git a/arch/riscv/kernel/probes/kprobes.c b/arch/riscv/kernel/probes/kprobes.c index 8723390c7cad..9e2afabf94e8 100644 --- a/arch/riscv/kernel/probes/kprobes.c +++ b/arch/riscv/kernel/probes/kprobes.c @@ -149,7 +149,7 @@ static void __kprobes set_current_kprobe(struct kprobe *p) /* * Interrupts need to be disabled before single-step mode is set, and not - * reenabled until after single-step mode ends. + * re-enabled until after single-step mode ends. * Without disabling interrupt on local CPU, there is a chance of * interrupt occurrence in the period of exception return and start of * out-of-line single-step, that result in wrongly single stepping diff --git a/arch/riscv/kernel/probes/uprobes.c b/arch/riscv/kernel/probes/uprobes.c index f0d0691a8688..eb177d0ce8ab 100644 --- a/arch/riscv/kernel/probes/uprobes.c +++ b/arch/riscv/kernel/probes/uprobes.c @@ -111,7 +111,7 @@ void arch_uprobe_abort_xol(struct arch_uprobe *auprobe, struct pt_regs *regs) current->thread.bad_cause = utask->autask.saved_cause; /* - * Task has received a fatal signal, so reset back to probbed + * Task has received a fatal signal, so reset back to probed * address. */ instruction_pointer_set(regs, utask->vaddr); diff --git a/arch/riscv/kernel/soc.c b/arch/riscv/kernel/soc.c index a0516172a33c..7d69e3b6bab4 100644 --- a/arch/riscv/kernel/soc.c +++ b/arch/riscv/kernel/soc.c @@ -8,7 +8,7 @@ #include /* - * This is called extremly early, before parse_dtb(), to allow initializing + * This is called extremely early, before parse_dtb(), to allow initializing * SoC hardware before memory or any device driver initialization. */ void __init soc_early_init(void) diff --git a/arch/riscv/kernel/suspend.c b/arch/riscv/kernel/suspend.c index aff93090c4ef..3efbf7874f3b 100644 --- a/arch/riscv/kernel/suspend.c +++ b/arch/riscv/kernel/suspend.c @@ -78,7 +78,7 @@ int cpu_suspend(unsigned long arg, suspend_save_csrs(&context); /* - * Function graph tracer state gets incosistent when the kernel + * Function graph tracer state gets inconsistent when the kernel * calls functions that never return (aka finishers) hence disable * graph tracing during their execution. */ diff --git a/arch/riscv/kvm/tlb.c b/arch/riscv/kvm/tlb.c index ff1aeac4eb8e..e44f3ebe3844 100644 --- a/arch/riscv/kvm/tlb.c +++ b/arch/riscv/kvm/tlb.c @@ -182,7 +182,7 @@ void kvm_riscv_local_tlb_sanitize(struct kvm_vcpu *vcpu) /* * Flush VS-stage TLB entries for implementation where VS-stage - * TLB does not cahce guest physical address and VMID. + * TLB does not cache guest physical address and VMID. */ if (static_branch_unlikely(&kvm_riscv_vsstage_tlb_no_gpa)) kvm_riscv_local_hfence_vvma_all(vmid); diff --git a/arch/riscv/kvm/vcpu_pmu.c b/arch/riscv/kvm/vcpu_pmu.c index a2fae70ee174..ebff438a725f 100644 --- a/arch/riscv/kvm/vcpu_pmu.c +++ b/arch/riscv/kvm/vcpu_pmu.c @@ -671,7 +671,7 @@ int kvm_riscv_vcpu_pmu_ctr_stop(struct kvm_vcpu *vcpu, unsigned long ctr_base, pmc->counter_val += perf_event_read_value(pmc->perf_event, &enabled, &running); /* - * The counter and overflow indicies in the snapshot region are w.r.to + * The counter and overflow indices in the snapshot region are w.r.to * cbase. Modify the set bit in the counter mask instead of the pmc_index * which indicates the absolute counter index. */ diff --git a/arch/riscv/lib/csum.c b/arch/riscv/lib/csum.c index 75bd0abffd63..5d4379768e5d 100644 --- a/arch/riscv/lib/csum.c +++ b/arch/riscv/lib/csum.c @@ -269,7 +269,7 @@ unsigned int do_csum(const unsigned char *buff, int len) * on machines with fast misaligned accesses. * * There is some duplicate code between the "with_alignment" and - * "no_alignment" implmentations, but the overlap is too awkward to be + * "no_alignment" implementations, but the overlap is too awkward to be * able to fit in one function without introducing multiple static * branches. The largest chunk of overlap was delegated into the * do_csum_common function. diff --git a/arch/riscv/lib/memmove.S b/arch/riscv/lib/memmove.S index cb3e2e7ef0ba..410e598d4677 100644 --- a/arch/riscv/lib/memmove.S +++ b/arch/riscv/lib/memmove.S @@ -40,8 +40,8 @@ SYM_FUNC_START(__memmove) * Both Copy Modes: t1 - Temporary for load-store * Both Copy Modes: t2 - Temporary for load-store * Both Copy Modes: a5 - dest to src alignment offset - * Both Copy Modes: a6 - Shift ammount - * Both Copy Modes: a7 - Inverse Shift ammount + * Both Copy Modes: a6 - Shift amount + * Both Copy Modes: a7 - Inverse Shift amount * Both Copy Modes: a2 - Alternate breakpoint for unrolled loops */ diff --git a/arch/riscv/mm/cacheflush.c b/arch/riscv/mm/cacheflush.c index d83a612464f6..f8ead7cb7c7d 100644 --- a/arch/riscv/mm/cacheflush.c +++ b/arch/riscv/mm/cacheflush.c @@ -29,7 +29,7 @@ void flush_icache_all(void) * Make sure all previous writes to the D$ are ordered before making * the IPI. The RISC-V spec states that a hart must execute a data fence * before triggering a remote fence.i in order to make the modification - * visable for remote harts. + * visible for remote harts. * * IPIs on RISC-V are triggered by MMIO writes to either CLINT or * S-IMSIC, so the fence ensures previous data writes "happen before" diff --git a/arch/riscv/mm/physaddr.c b/arch/riscv/mm/physaddr.c index 559d291fac5c..b1836e9481ce 100644 --- a/arch/riscv/mm/physaddr.c +++ b/arch/riscv/mm/physaddr.c @@ -9,7 +9,7 @@ phys_addr_t __virt_to_phys(unsigned long x) { /* - * Boundary checking aginst the kernel linear mapping space. + * Boundary checking against the kernel linear mapping space. */ WARN(!is_linear_mapping(x) && !is_kernel_mapping(x), "virt_to_phys used for non-linear address: %p (%pS)\n", @@ -25,7 +25,7 @@ phys_addr_t __phys_addr_symbol(unsigned long x) unsigned long kernel_end = kernel_start + kernel_map.size; /* - * Boundary checking aginst the kernel image mapping. + * Boundary checking against the kernel image mapping. * __pa_symbol should only be used on kernel symbol addresses. */ VIRTUAL_BUG_ON(x < kernel_start || x > kernel_end); -- 2.34.1 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 761EBEE3695 for ; Thu, 12 Feb 2026 16:34:10 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-Id:Date:Subject:Cc :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=LxipkiWq/YVV8kVUX7UCeG5AnBr3GxvGJiu9u7HJJjg=; b=ED/7wsYjgXAXKG E80C6SDtxTClIlvmym/iI3O0EAHt5vmQSdS7U9g1NoR01eMDvmM4C810jgPlHY5P/SZS+pn7o3GIK ZjiqCsZtU7sEB1PS4R07z5adLPF8emG/7tivh5RWe2MUJ236N1l+A4Yesu4tTMqwPx+6EZh+VI63N D1BDc1xhqSIyaxH+lPnYXPVsal5Ni+/zIxiJwK8K4uLUufb0YM5dL+g4I7/yAnLX0U7RrkRPsRV73 eFoF/9bk5cXk+j6KT+e48gAFz20AE2SIYoeWuwhIfm7AJxdYGX/q55SmhEclWQkwTmDq+OeCsQHNt GK43B4B32O7ubYLF/RJQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux)) id 1vqZdf-00000002NK9-2mEt; Thu, 12 Feb 2026 16:33:59 +0000 Received: from mail-pg1-x535.google.com ([2607:f8b0:4864:20::535]) by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux)) id 1vqZdc-00000002NJS-3pjH for linux-riscv@lists.infradead.org; Thu, 12 Feb 2026 16:33:58 +0000 Received: by mail-pg1-x535.google.com with SMTP id 41be03b00d2f7-b4755f37c3eso4228134a12.3 for ; Thu, 12 Feb 2026 08:33:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1770914035; x=1771518835; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=YINDdEn++H2VorP6YtJvLKNT5P0lhbX9RqO9SmKJgLI=; b=FiMujFc3gDGP04ozfeULWG4QGP2XqKf5x7ZpJLUFekXYuc55GAMuow5lrBNLZjfP6c DYovHuO0C003+sz4K1n+JZUohnE4N02GxGDI/mm7K7CmKP0se4Mz31GJJfAGkQp+T8Uw SugYunPa3nRdAh38oHSzyk5xVIzkWv7s5gam3WBUXgcA2qhv/0+/qgc4UwWzsmqDVRdE akQ2Yp0xmqaJ0pKXJi7W12PeirhcFfIAafovZdjHRtqr7v2uq4r+dk4HfACAGa3djI8a X0afEzmj1S+PpjBVTZtRSwal8DUIhtfsX1vEpD2wLn4w4GtrOfjwcF4+vZiZ6P9pyhl3 hZew== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1770914035; x=1771518835; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=YINDdEn++H2VorP6YtJvLKNT5P0lhbX9RqO9SmKJgLI=; b=dBezo70jfZUZgHKjo1s3sG8C7IKBpYF+XsJHEkxyxMJ4WhFjOoSjMXO4Hkzl1xOiU/ +tLdrkbMsFNZHxPTgnmiUsEC9Esjx3OFPSaHd4w9+k9OdkUPxR453vQDYdaMIwStnZjf IS3q90JEdjImJiLCP+Vuz2wSp1PeFh3L9Ul2CZ3Lc4b2aoaSm2qBnFPQp2FCm9Sy3yrq RYiCKlOHn3x+0tpjKsZC2Mhl8g6Y+NzKrxKfqvYtsyB3ryHxmO4hWin0HM8xujVUGVb4 dZ0FMKhmN6KbKnSwXWTk7iqWeVZLbMzMCryQEMz/zbZ9fJpIQ8GcBNf3VVIZr4w3CEnI TkAw== X-Gm-Message-State: AOJu0YwwlfTYvwZTm3frjRLojl6wvk/jaJ6AuwbpRc24SgLFSnL4B/vb EA7lH760eJ+xiQhZZOBD6BwSb2rCixoai8oJIChXI6FNdHzQLXlJBB8iszOm2A== X-Gm-Gg: AZuq6aLg7ZOFH1MSTcLUT0Qwd1cnhnslpcgg9qExPKxkxtelkAN9N24ghtQSAKY/0x/ N6IBvarJH9sOfvu0Ed7tW+LPfmyCGl3Az8b6XzMjYnZVrEzjgLKWju78Ar6x7VeSi9XApOQ2AHC RR0HvQBuKnLzjYIREumSchtlliqHilRMmnoqhPYVCwVe03MRtr1rpbuwFATq+hQNn066umdQ8U8 l1VpnPoZ03fj4hWHs168wJjZoVMEoFuzZg7KCdyHJL2oiv0wTkHEJnLJaUuyibg9ZZiQzHYcXwg uaDDP2GEOh1QqdMCan5+0QY/ApGTeyFXZfjmmgCsBk3K+tUOc0EueH/p1fGdj1sK7JzgAndWxBQ NZNxDJsxQIn1ouFFMao5yozwP+Me/BP2Up2jENS2uxtyms1ffc7JOqif9mugcWag/jyXLwFwL0M h6j9fyCcRboAOVsronuOevTO6dyus9Gi2MUg7RpQs3SOltNL1lTEoU7r8bkop76Dk9aJ5zv6t0K w== X-Received: by 2002:a17:90a:e7d2:b0:356:2c7b:c013 with SMTP id 98e67ed59e1d1-3568f521af0mr2836501a91.29.1770914035379; Thu, 12 Feb 2026 08:33:55 -0800 (PST) Received: from sean-All-Series.. (59-115-196-175.dynamic-ip.hinet.net. [59.115.196.175]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-35662f6bbe9sm9718609a91.12.2026.02.12.08.33.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Feb 2026 08:33:54 -0800 (PST) From: Sean Chang To: linux-riscv@lists.infradead.org Cc: conor@kernel.org, palmer@dabbelt.com, pjw@kernel.org, kernel-janitors@vger.kernel.org, seanwascoding@gmail.com Subject: [PATCH v3] riscv: fix various typos in comments and code Date: Fri, 13 Feb 2026 00:33:25 +0800 Message-Id: <20260212163325.60389-1-seanwascoding@gmail.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20260212_083356_982307_A573F09A X-CRM114-Status: GOOD ( 24.33 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org Rml4IHZhcmlvdXMgdHlwb3MgaW4gUklTQy1WIGFyY2hpdGVjdHVyZSBjb2RlIGFuZCBjb21tZW50 cy4KVGhlIGZvbGxvd2luZyBjaGFuZ2VzIGFyZSBpbmNsdWRlZDoKCi0gYXJjaC9yaXNjdi9lcnJh dGEvdGhlYWQvZXJyYXRhLmM6ICJmdXRoZXIiIOKGkiAiZnVydGhlciIKLSBhcmNoL3Jpc2N2L2lu Y2x1ZGUvYXNtL2F0b21pYy5oOiAidGhlcmVmb3IiIOKGkiAidGhlcmVmb3JlIiwgImFyaXRobWF0 aWMiIOKGkiAiYXJpdGhtZXRpYyIKLSBhcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL2VsZi5oOiAiYXZh aWxpYWJsZSIg4oaSICJhdmFpbGFibGUiLCAiY29vcmVzcGVuZHMiIOKGkiAiY29ycmVzcG9uZHMi Ci0gYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS9wcm9jZXNzb3IuaDogInJlcXVyaWVzIiDihpIgImlz IHJlcXVpcmVkIgotIGFyY2gvcmlzY3YvaW5jbHVkZS9hc20vdGhyZWFkX2luZm8uaDogInJldHVy aW5nIiDihpIgInJldHVybmluZyIKLSBhcmNoL3Jpc2N2L2tlcm5lbC9hY3BpLmM6ICJjb21wbGlh bmN5IiDihpIgImNvbXBsaWFuY2UiCi0gYXJjaC9yaXNjdi9rZXJuZWwvZnRyYWNlLmM6ICJ0aGVy ZWZvciIg4oaSICJ0aGVyZWZvcmUiCi0gYXJjaC9yaXNjdi9rZXJuZWwvaGVhZC5TOiAiaW50cnVj dGlvbiIg4oaSICJpbnN0cnVjdGlvbiIKLSBhcmNoL3Jpc2N2L2tlcm5lbC9tY291bnQtZHluLlM6 ICJsb2NhbHRpb24g4oaSICJsb2NhdGlvbiIKLSBhcmNoL3Jpc2N2L2tlcm5lbC9tb2R1bGUtc2Vj dGlvbnMuYzogIm1heGludW0iIOKGkiAibWF4aW11bSIKLSBhcmNoL3Jpc2N2L2tlcm5lbC9wcm9i ZXMva3Byb2Jlcy5jOiAicmVlbmFibGVkIiDihpIgInJlLWVuYWJsZWQiCi0gYXJjaC9yaXNjdi9r ZXJuZWwvcHJvYmVzL3Vwcm9iZXMuYzogInByb2JiZWQiIOKGkiAicHJvYmVkIgotIGFyY2gvcmlz Y3Yva2VybmVsL3NvYy5jOiAiZXh0cmVtbHkiIOKGkiAiZXh0cmVtZWx5IgotIGFyY2gvcmlzY3Yv a2VybmVsL3N1c3BlbmQuYzogImluY29zaXN0ZW50IiDihpIgImluY29uc2lzdGVudCIKLSBhcmNo L3Jpc2N2L2t2bS90bGIuYzogImNhaGNlIiDihpIgImNhY2hlIgotIGFyY2gvcmlzY3Yva3ZtL3Zj cHVfcG11LmM6ICJpbmRpY2llcyIg4oaSICJpbmRpY2VzIgotIGFyY2gvcmlzY3YvbGliL2NzdW0u YzogImltcGxtZW50YXRpb25zIiDihpIgImltcGxlbWVudGF0aW9ucyIKLSBhcmNoL3Jpc2N2L2xp Yi9tZW1tb3ZlLlM6ICJhbW1vdW50IiDihpIgImFtb3VudCIKLSBhcmNoL3Jpc2N2L21tL2NhY2hl Zmx1c2guYzogInZpc2FibGUiIOKGkiAidmlzaWJsZSIKLSBhcmNoL3Jpc2N2L21tL3BoeXNhZGRy LmM6ICJhZ2luc3QiIOKGkiAiYWdhaW5zdCIKClNpZ25lZC1vZmYtYnk6IFNlYW4gQ2hhbmcgPHNl YW53YXNjb2RpbmdAZ21haWwuY29tPgotLS0KdjM6CiAgLSBSZXN0b3JlIHRoZSBjbGVhbiBzdWJq ZWN0IGxpbmUuCiAgLSBGaXggdGhlIENDIGxpc3QgdG8gaW5jbHVkZSB0aGUgQ29ub3IuCiAgLSBD b2xsZWN0IGFsbCB0eXBvcyBpbnRvIG9uZSBjbGVhbiBjb21taXQuCiAgLSBDb3JyZWN0ZWQgc29t ZSB3b3JkaW5nIGluIHRoZSBjb21taXQgbWVzc2FnZS4KCnYyOgogIC0gRml4IHRoZSAiY29vcmVz cGVuZHMiIHRvICJjb3JyZXNwb25kcyIKICAtIFJlcGxhY2UgdGhlICJyZXF1cmllcyIgdG8gImlz IHJlcXVpcmVkIgoKIGFyY2gvcmlzY3YvZXJyYXRhL3RoZWFkL2VycmF0YS5jICAgICB8IDIgKy0K IGFyY2gvcmlzY3YvaW5jbHVkZS9hc20vYXRvbWljLmggICAgICB8IDQgKystLQogYXJjaC9yaXNj di9pbmNsdWRlL2FzbS9lbGYuaCAgICAgICAgIHwgNCArKy0tCiBhcmNoL3Jpc2N2L2luY2x1ZGUv YXNtL3Byb2Nlc3Nvci5oICAgfCAyICstCiBhcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL3RocmVhZF9p bmZvLmggfCAyICstCiBhcmNoL3Jpc2N2L2tlcm5lbC9hY3BpLmMgICAgICAgICAgICAgfCAyICst CiBhcmNoL3Jpc2N2L2tlcm5lbC9mdHJhY2UuYyAgICAgICAgICAgfCAyICstCiBhcmNoL3Jpc2N2 L2tlcm5lbC9oZWFkLlMgICAgICAgICAgICAgfCAyICstCiBhcmNoL3Jpc2N2L2tlcm5lbC9tY291 bnQtZHluLlMgICAgICAgfCAyICstCiBhcmNoL3Jpc2N2L2tlcm5lbC9tb2R1bGUtc2VjdGlvbnMu YyAgfCAyICstCiBhcmNoL3Jpc2N2L2tlcm5lbC9wcm9iZXMva3Byb2Jlcy5jICAgfCAyICstCiBh cmNoL3Jpc2N2L2tlcm5lbC9wcm9iZXMvdXByb2Jlcy5jICAgfCAyICstCiBhcmNoL3Jpc2N2L2tl cm5lbC9zb2MuYyAgICAgICAgICAgICAgfCAyICstCiBhcmNoL3Jpc2N2L2tlcm5lbC9zdXNwZW5k LmMgICAgICAgICAgfCAyICstCiBhcmNoL3Jpc2N2L2t2bS90bGIuYyAgICAgICAgICAgICAgICAg fCAyICstCiBhcmNoL3Jpc2N2L2t2bS92Y3B1X3BtdS5jICAgICAgICAgICAgfCAyICstCiBhcmNo L3Jpc2N2L2xpYi9jc3VtLmMgICAgICAgICAgICAgICAgfCAyICstCiBhcmNoL3Jpc2N2L2xpYi9t ZW1tb3ZlLlMgICAgICAgICAgICAgfCA0ICsrLS0KIGFyY2gvcmlzY3YvbW0vY2FjaGVmbHVzaC5j ICAgICAgICAgICB8IDIgKy0KIGFyY2gvcmlzY3YvbW0vcGh5c2FkZHIuYyAgICAgICAgICAgICB8 IDQgKystLQogMjAgZmlsZXMgY2hhbmdlZCwgMjQgaW5zZXJ0aW9ucygrKSwgMjQgZGVsZXRpb25z KC0pCgpkaWZmIC0tZ2l0IGEvYXJjaC9yaXNjdi9lcnJhdGEvdGhlYWQvZXJyYXRhLmMgYi9hcmNo L3Jpc2N2L2VycmF0YS90aGVhZC9lcnJhdGEuYwppbmRleCAwYjk0MjE4M2Y3MDguLjZmMWM2ODNm MGVjMCAxMDA2NDQKLS0tIGEvYXJjaC9yaXNjdi9lcnJhdGEvdGhlYWQvZXJyYXRhLmMKKysrIGIv YXJjaC9yaXNjdi9lcnJhdGEvdGhlYWQvZXJyYXRhLmMKQEAgLTE1Myw3ICsxNTMsNyBAQCBzdGF0 aWMgYm9vbCBlcnJhdGFfcHJvYmVfZ2hvc3R3cml0ZSh1bnNpZ25lZCBpbnQgc3RhZ2UsCiAJICog dGFyZ2V0LWM5eHggY29yZXMgcmVwb3J0IGFyY2hfaWQgYW5kIGltcGlkIGFzIDAKIAkgKgogCSAq IFdoaWxlIGdob3N0d3JpdGUgbWF5IG5vdCBhZmZlY3QgYWxsIGM5eHggY29yZXMgdGhhdCBpbXBs ZW1lbnQKLQkgKiB4dGhlYWR2ZWN0b3IsIHRoZXJlIGlzIG5vIGZ1dGhlciBncmFudWxhcml0eSB0 aGFuIGM5eHguIEFzc3VtZQorCSAqIHh0aGVhZHZlY3RvciwgdGhlcmUgaXMgbm8gZnVydGhlciBn cmFudWxhcml0eSB0aGFuIGM5eHguIEFzc3VtZQogCSAqIHZ1bG5lcmFibGUgZm9yIHRoaXMgZW50 aXJlIGNsYXNzIG9mIHByb2Nlc3NvcnMgd2hlbiB4dGhlYWR2ZWN0b3IgaXMKIAkgKiBlbmFibGVk LgogCSAqLwpkaWZmIC0tZ2l0IGEvYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS9hdG9taWMuaCBiL2Fy Y2gvcmlzY3YvaW5jbHVkZS9hc20vYXRvbWljLmgKaW5kZXggM2YzM2RjNTRmOTRiLi42MTZiOGIz MzJhYzUgMTAwNjQ0Ci0tLSBhL2FyY2gvcmlzY3YvaW5jbHVkZS9hc20vYXRvbWljLmgKKysrIGIv YXJjaC9yaXNjdi9pbmNsdWRlL2FzbS9hdG9taWMuaApAQCAtNDYsNyArNDYsNyBAQCBzdGF0aWMg X19hbHdheXNfaW5saW5lIHZvaWQgYXJjaF9hdG9taWM2NF9zZXQoYXRvbWljNjRfdCAqdiwgczY0 IGkpCiAjZW5kaWYKIAogLyoKLSAqIEZpcnN0LCB0aGUgYXRvbWljIG9wcyB0aGF0IGhhdmUgbm8g b3JkZXJpbmcgY29uc3RyYWludHMgYW5kIHRoZXJlZm9yIGRvbid0CisgKiBGaXJzdCwgdGhlIGF0 b21pYyBvcHMgdGhhdCBoYXZlIG5vIG9yZGVyaW5nIGNvbnN0cmFpbnRzIGFuZCB0aGVyZWZvcmUg ZG9uJ3QKICAqIGhhdmUgdGhlIEFRIG9yIFJMIGJpdHMgc2V0LiAgVGhlc2UgZG9uJ3QgcmV0dXJu IGFueXRoaW5nLCBzbyB0aGVyZSdzIG9ubHkKICAqIG9uZSB2ZXJzaW9uIHRvIHdvcnJ5IGFib3V0 LgogICovCkBAIC04MSw3ICs4MSw3IEBAIEFUT01JQ19PUFMoeG9yLCB4b3IsICBpKQogCiAvKgog ICogQXRvbWljIG9wcyB0aGF0IGhhdmUgb3JkZXJlZCwgcmVsYXhlZCwgYWNxdWlyZSwgYW5kIHJl bGVhc2UgdmFyaWFudHMuCi0gKiBUaGVyZSdzIHR3byBmbGF2b3JzIG9mIHRoZXNlOiB0aGUgYXJp dGhtYXRpYyBvcHMgaGF2ZSBib3RoIGZldGNoIGFuZCByZXR1cm4KKyAqIFRoZXJlJ3MgdHdvIGZs YXZvcnMgb2YgdGhlc2U6IHRoZSBhcml0aG1ldGljIG9wcyBoYXZlIGJvdGggZmV0Y2ggYW5kIHJl dHVybgogICogdmVyc2lvbnMsIHdoaWxlIHRoZSBsb2dpY2FsIG9wcyBvbmx5IGhhdmUgZmV0Y2gg dmVyc2lvbnMuCiAgKi8KICNkZWZpbmUgQVRPTUlDX0ZFVENIX09QKG9wLCBhc21fb3AsIEksIGFz bV90eXBlLCBjX3R5cGUsIHByZWZpeCkJXApkaWZmIC0tZ2l0IGEvYXJjaC9yaXNjdi9pbmNsdWRl L2FzbS9lbGYuaCBiL2FyY2gvcmlzY3YvaW5jbHVkZS9hc20vZWxmLmgKaW5kZXggYzdhZWE3ODg2 ZDIyLi5hYTQ5NjFiMGUyMDggMTAwNjQ0Ci0tLSBhL2FyY2gvcmlzY3YvaW5jbHVkZS9hc20vZWxm LmgKKysrIGIvYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS9lbGYuaApAQCAtNTksOCArNTksOCBAQCBl eHRlcm4gYm9vbCBjb21wYXRfZWxmX2NoZWNrX2FyY2goRWxmMzJfRWhkciAqaGRyKTsKICNlbmRp ZgogCiAvKgotICogUHJvdmlkZXMgaW5mb3JtYXRpb24gb24gdGhlIGF2YWlsaWFibGUgc2V0IG9m IElTQSBleHRlbnNpb25zIHRvIHVzZXJzcGFjZSwKLSAqIHZpYSBhIGJpdG1hcCB0aGF0IGNvb3Jl c3BlbmRzIHRvIGVhY2ggc2luZ2xlLWxldHRlciBJU0EgZXh0ZW5zaW9uLiAgVGhpcyBpcworICog UHJvdmlkZXMgaW5mb3JtYXRpb24gb24gdGhlIGF2YWlsYWJsZSBzZXQgb2YgSVNBIGV4dGVuc2lv bnMgdG8gdXNlcnNwYWNlLAorICogdmlhIGEgYml0bWFwIHRoYXQgY29ycmVzcG9uZHMgdG8gZWFj aCBzaW5nbGUtbGV0dGVyIElTQSBleHRlbnNpb24uICBUaGlzIGlzCiAgKiBlc3NlbnRpYWxseSBk ZWZ1bmN0LCBidXQgd2lsbCByZW1haW4gZm9yIGNvbXBhdGliaWxpdHkgd2l0aCB1c2Vyc3BhY2Uu CiAgKi8KICNkZWZpbmUgRUxGX0hXQ0FQCXJpc2N2X2dldF9lbGZfaHdjYXAoKQpkaWZmIC0tZ2l0 IGEvYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS9wcm9jZXNzb3IuaCBiL2FyY2gvcmlzY3YvaW5jbHVk ZS9hc20vcHJvY2Vzc29yLmgKaW5kZXggZGE1NDI2MTIyZDI4Li44YmU5N2E0ZjE3ODAgMTAwNjQ0 Ci0tLSBhL2FyY2gvcmlzY3YvaW5jbHVkZS9hc20vcHJvY2Vzc29yLmgKKysrIGIvYXJjaC9yaXNj di9pbmNsdWRlL2FzbS9wcm9jZXNzb3IuaApAQCAtODUsNyArODUsNyBAQCBzdHJ1Y3QgcHRfcmVn czsKICAqICAgIHByZWVtcHRfdi4gQWxsIHByZWVtcHRfdiBjb250ZXh0IHNob3VsZCBiZSBkcm9w cGVkIGluIHN1Y2ggY2FzZSBiZWNhdXNlCiAgKiAgICBWLXJlZ3MgYXJlIGNhbGxlci1zYXZlZC4g T25seSBzc3RhdHVzLlZTPU9OIGlzIHBlcnNpc3RlZCBhY3Jvc3MgYQogICogICAgc2NoZWR1bGUo KSBjYWxsLgotICogIC0gYml0IDMwOiBUaGUgaW4ta2VybmVsIHByZWVtcHRfdiBjb250ZXh0IGlz IHNhdmVkLCBhbmQgcmVxdXJpZXMgdG8gYmUKKyAqICAtIGJpdCAzMDogVGhlIGluLWtlcm5lbCBw cmVlbXB0X3YgY29udGV4dCBpcyBzYXZlZCwgYW5kIGlzIHJlcXVpcmVkIHRvIGJlCiAgKiAgICBy ZXN0b3JlZCB3aGVuIHJldHVybmluZyB0byB0aGUgY29udGV4dCB0aGF0IG93bnMgdGhlIHByZWVt cHRfdi4KICAqICAtIGJpdCAzMTogVGhlIGluLWtlcm5lbCBwcmVlbXB0X3YgY29udGV4dCBpcyBk aXJ0eSwgYXMgc2lnbmFsZWQgYnkgdGhlCiAgKiAgICB0cmFwIGVudHJ5IGNvZGUuIEFueSBjb250 ZXh0IHN3aXRjaGVzIG91dC1vZiBjdXJyZW50IHRhc2sgbmVlZCB0byBzYXZlCmRpZmYgLS1naXQg YS9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL3RocmVhZF9pbmZvLmggYi9hcmNoL3Jpc2N2L2luY2x1 ZGUvYXNtL3RocmVhZF9pbmZvLmgKaW5kZXggODM2ZDgwZGQyOTIxLi5lNWNjNmMwZGI3MTAgMTAw NjQ0Ci0tLSBhL2FyY2gvcmlzY3YvaW5jbHVkZS9hc20vdGhyZWFkX2luZm8uaAorKysgYi9hcmNo L3Jpc2N2L2luY2x1ZGUvYXNtL3RocmVhZF9pbmZvLmgKQEAgLTExNyw3ICsxMTcsNyBAQCBpbnQg YXJjaF9kdXBfdGFza19zdHJ1Y3Qoc3RydWN0IHRhc2tfc3RydWN0ICpkc3QsIHN0cnVjdCB0YXNr X3N0cnVjdCAqc3JjKTsKICNpbmNsdWRlIDxhc20tZ2VuZXJpYy90aHJlYWRfaW5mb190aWYuaD4K IAogI2RlZmluZSBUSUZfMzJCSVQJCQkxNgkvKiBjb21wYXQtbW9kZSAzMmJpdCBwcm9jZXNzICov Ci0jZGVmaW5lIFRJRl9SSVNDVl9WX0RFRkVSX1JFU1RPUkUJMTcJLyogcmVzdG9yZSBWZWN0b3Ig YmVmb3JlIHJldHVyaW5nIHRvIHVzZXIgKi8KKyNkZWZpbmUgVElGX1JJU0NWX1ZfREVGRVJfUkVT VE9SRQkxNwkvKiByZXN0b3JlIFZlY3RvciBiZWZvcmUgcmV0dXJuaW5nIHRvIHVzZXIgKi8KIAog I2RlZmluZSBfVElGX1JJU0NWX1ZfREVGRVJfUkVTVE9SRQlCSVQoVElGX1JJU0NWX1ZfREVGRVJf UkVTVE9SRSkKIApkaWZmIC0tZ2l0IGEvYXJjaC9yaXNjdi9rZXJuZWwvYWNwaS5jIGIvYXJjaC9y aXNjdi9rZXJuZWwvYWNwaS5jCmluZGV4IDcxNjk4ZWUxMTYyMS4uMjZjMDE4ZWJjZTAzIDEwMDY0 NAotLS0gYS9hcmNoL3Jpc2N2L2tlcm5lbC9hY3BpLmMKKysrIGIvYXJjaC9yaXNjdi9rZXJuZWwv YWNwaS5jCkBAIC02OSw3ICs2OSw3IEBAIHN0YXRpYyBpbnQgX19pbml0IGFjcGlfZmFkdF9zYW5p dHlfY2hlY2sodm9pZCkKIAogCS8qCiAJICogRkFEVCBpcyByZXF1aXJlZCBvbiByaXNjdjsgcmV0 cmlldmUgaXQgdG8gY2hlY2sgaXRzIHByZXNlbmNlCi0JICogYW5kIGNhcnJ5IG91dCByZXZpc2lv biBhbmQgQUNQSSBIVyByZWR1Y2VkIGNvbXBsaWFuY3kgdGVzdHMKKwkgKiBhbmQgY2Fycnkgb3V0 IHJldmlzaW9uIGFuZCBBQ1BJIEhXIHJlZHVjZWQgY29tcGxpYW5jZSB0ZXN0cwogCSAqLwogCXN0 YXR1cyA9IGFjcGlfZ2V0X3RhYmxlKEFDUElfU0lHX0ZBRFQsIDAsICZ0YWJsZSk7CiAJaWYgKEFD UElfRkFJTFVSRShzdGF0dXMpKSB7CmRpZmYgLS1naXQgYS9hcmNoL3Jpc2N2L2tlcm5lbC9mdHJh Y2UuYyBiL2FyY2gvcmlzY3Yva2VybmVsL2Z0cmFjZS5jCmluZGV4IDhkMThkNjcyN2YwZi4uYjQz MGVkZmI4M2Y0IDEwMDY0NAotLS0gYS9hcmNoL3Jpc2N2L2tlcm5lbC9mdHJhY2UuYworKysgYi9h cmNoL3Jpc2N2L2tlcm5lbC9mdHJhY2UuYwpAQCAtMTQ4LDcgKzE0OCw3IEBAIGludCBmdHJhY2Vf bWFrZV9ub3Aoc3RydWN0IG1vZHVsZSAqbW9kLCBzdHJ1Y3QgZHluX2Z0cmFjZSAqcmVjLCB1bnNp Z25lZCBsb25nIGFkCiAKIC8qCiAgKiBUaGlzIGlzIGNhbGxlZCBlYXJseSBvbiwgYW5kIGlzbid0 IHdyYXBwZWQgYnkKLSAqIGZ0cmFjZV9hcmNoX2NvZGVfbW9kaWZ5X3twcmVwYXJlLHBvc3RfcHJv Y2Vzc30oKSBhbmQgdGhlcmVmb3IgZG9lc24ndCBob2xkCisgKiBmdHJhY2VfYXJjaF9jb2RlX21v ZGlmeV97cHJlcGFyZSxwb3N0X3Byb2Nlc3N9KCkgYW5kIHRoZXJlZm9yZSBkb2Vzbid0IGhvbGQK ICAqIHRleHRfbXV0ZXgsIHdoaWNoIHRyaWdnZXJzIGEgbG9ja2RlcCBmYWlsdXJlLiAgU01QIGlz bid0IHJ1bm5pbmcgc28gd2UgY291bGQKICAqIGp1c3QgZGlyZWN0bHkgcG9rZSB0aGUgdGV4dCwg YnV0IGl0J3Mgc2ltcGxlciB0byBqdXN0IHRha2UgdGhlIGxvY2sKICAqIG91cnNlbHZlcy4KZGlm ZiAtLWdpdCBhL2FyY2gvcmlzY3Yva2VybmVsL2hlYWQuUyBiL2FyY2gvcmlzY3Yva2VybmVsL2hl YWQuUwppbmRleCBiZGYzMzUyYWNmNGMuLmQ3ZGViYzZhNWU3MCAxMDA2NDQKLS0tIGEvYXJjaC9y aXNjdi9rZXJuZWwvaGVhZC5TCisrKyBiL2FyY2gvcmlzY3Yva2VybmVsL2hlYWQuUwpAQCAtODAs NyArODAsNyBAQCByZWxvY2F0ZV9lbmFibGVfbW11OgogCXN1YiBhMSwgYTEsIGEyCiAJYWRkIHJh LCByYSwgYTEKIAotCS8qIFBvaW50IHN0dmVjIHRvIHZpcnR1YWwgYWRkcmVzcyBvZiBpbnRydWN0 aW9uIGFmdGVyIHNhdHAgd3JpdGUgKi8KKwkvKiBQb2ludCBzdHZlYyB0byB2aXJ0dWFsIGFkZHJl c3Mgb2YgaW5zdHJ1Y3Rpb24gYWZ0ZXIgc2F0cCB3cml0ZSAqLwogCWxhIGEyLCAxZgogCWFkZCBh MiwgYTIsIGExCiAJY3NydyBDU1JfVFZFQywgYTIKZGlmZiAtLWdpdCBhL2FyY2gvcmlzY3Yva2Vy bmVsL21jb3VudC1keW4uUyBiL2FyY2gvcmlzY3Yva2VybmVsL21jb3VudC1keW4uUwppbmRleCA0 OGY2YzRmN2RjYTAuLjA4MmZlMGIwZTNjMCAxMDA2NDQKLS0tIGEvYXJjaC9yaXNjdi9rZXJuZWwv bWNvdW50LWR5bi5TCisrKyBiL2FyY2gvcmlzY3Yva2VybmVsL21jb3VudC1keW4uUwpAQCAtNjYs NyArNjYsNyBAQAogKiA4KHNwKSBzdG9yZXMgdGhlIGZ1bmN0aW9uIHJldHVybiBhZGRyZXNzIChp LmUuIHBhcmVudCBJUCkgdGhhdAogKiBjYW4gYmUgYWNjZXNzZWQgYnkgJihmcmVncyktPnJhIGlu IHRyYWNpbmcgZnVuY3Rpb24uCiAqCi0qIFRoZSBvdGhlciByZWdzIGFyZSBzYXZlZCBhdCB0aGUg cmVzcGVjdGl2ZSBsb2NhbHRpb24gYW5kIGFjY2Vzc2VkCisqIFRoZSBvdGhlciByZWdzIGFyZSBz YXZlZCBhdCB0aGUgcmVzcGVjdGl2ZSBsb2NhdGlvbiBhbmQgYWNjZXNzZWQKICogYnkgdGhlIHJl c3BlY3RpdmUgZnRyYWNlX3JlZ3MgbWVtYmVyLgogKgogKiBIZXJlIGlzIHRoZSBsYXlvdXQgb2Yg c3RhY2sgZm9yIHlvdXIgcmVmZXJlbmNlLgpkaWZmIC0tZ2l0IGEvYXJjaC9yaXNjdi9rZXJuZWwv bW9kdWxlLXNlY3Rpb25zLmMgYi9hcmNoL3Jpc2N2L2tlcm5lbC9tb2R1bGUtc2VjdGlvbnMuYwpp bmRleCAxNjc1Y2JhZDg2MTkuLjk4ZWFhYzZmNjYwNiAxMDA2NDQKLS0tIGEvYXJjaC9yaXNjdi9r ZXJuZWwvbW9kdWxlLXNlY3Rpb25zLmMKKysrIGIvYXJjaC9yaXNjdi9rZXJuZWwvbW9kdWxlLXNl Y3Rpb25zLmMKQEAgLTE0OCw3ICsxNDgsNyBAQCBpbnQgbW9kdWxlX2Zyb2JfYXJjaF9zZWN0aW9u cyhFbGZfRWhkciAqZWhkciwgRWxmX1NoZHIgKnNlY2hkcnMsCiAJCXJldHVybiAtRU5PRVhFQzsK IAl9CiAKLQkvKiBDYWxjdWxhdGUgdGhlIG1heGludW0gbnVtYmVyIG9mIGVudHJpZXMgKi8KKwkv KiBDYWxjdWxhdGUgdGhlIG1heGltdW0gbnVtYmVyIG9mIGVudHJpZXMgKi8KIAlmb3IgKGkgPSAw OyBpIDwgZWhkci0+ZV9zaG51bTsgaSsrKSB7CiAJCXNpemVfdCBudW1fcmVsYXMgPSBzZWNoZHJz W2ldLnNoX3NpemUgLyBzaXplb2YoRWxmX1JlbGEpOwogCQlFbGZfUmVsYSAqcmVsYXMgPSAodm9p ZCAqKWVoZHIgKyBzZWNoZHJzW2ldLnNoX29mZnNldDsKZGlmZiAtLWdpdCBhL2FyY2gvcmlzY3Yv a2VybmVsL3Byb2Jlcy9rcHJvYmVzLmMgYi9hcmNoL3Jpc2N2L2tlcm5lbC9wcm9iZXMva3Byb2Jl cy5jCmluZGV4IDg3MjMzOTBjN2NhZC4uOWUyYWZhYmY5NGU4IDEwMDY0NAotLS0gYS9hcmNoL3Jp c2N2L2tlcm5lbC9wcm9iZXMva3Byb2Jlcy5jCisrKyBiL2FyY2gvcmlzY3Yva2VybmVsL3Byb2Jl cy9rcHJvYmVzLmMKQEAgLTE0OSw3ICsxNDksNyBAQCBzdGF0aWMgdm9pZCBfX2twcm9iZXMgc2V0 X2N1cnJlbnRfa3Byb2JlKHN0cnVjdCBrcHJvYmUgKnApCiAKIC8qCiAgKiBJbnRlcnJ1cHRzIG5l ZWQgdG8gYmUgZGlzYWJsZWQgYmVmb3JlIHNpbmdsZS1zdGVwIG1vZGUgaXMgc2V0LCBhbmQgbm90 Ci0gKiByZWVuYWJsZWQgdW50aWwgYWZ0ZXIgc2luZ2xlLXN0ZXAgbW9kZSBlbmRzLgorICogcmUt ZW5hYmxlZCB1bnRpbCBhZnRlciBzaW5nbGUtc3RlcCBtb2RlIGVuZHMuCiAgKiBXaXRob3V0IGRp c2FibGluZyBpbnRlcnJ1cHQgb24gbG9jYWwgQ1BVLCB0aGVyZSBpcyBhIGNoYW5jZSBvZgogICog aW50ZXJydXB0IG9jY3VycmVuY2UgaW4gdGhlIHBlcmlvZCBvZiBleGNlcHRpb24gcmV0dXJuIGFu ZCAgc3RhcnQgb2YKICAqIG91dC1vZi1saW5lIHNpbmdsZS1zdGVwLCB0aGF0IHJlc3VsdCBpbiB3 cm9uZ2x5IHNpbmdsZSBzdGVwcGluZwpkaWZmIC0tZ2l0IGEvYXJjaC9yaXNjdi9rZXJuZWwvcHJv YmVzL3Vwcm9iZXMuYyBiL2FyY2gvcmlzY3Yva2VybmVsL3Byb2Jlcy91cHJvYmVzLmMKaW5kZXgg ZjBkMDY5MWE4Njg4Li5lYjE3N2QwY2U4YWIgMTAwNjQ0Ci0tLSBhL2FyY2gvcmlzY3Yva2VybmVs L3Byb2Jlcy91cHJvYmVzLmMKKysrIGIvYXJjaC9yaXNjdi9rZXJuZWwvcHJvYmVzL3Vwcm9iZXMu YwpAQCAtMTExLDcgKzExMSw3IEBAIHZvaWQgYXJjaF91cHJvYmVfYWJvcnRfeG9sKHN0cnVjdCBh cmNoX3Vwcm9iZSAqYXVwcm9iZSwgc3RydWN0IHB0X3JlZ3MgKnJlZ3MpCiAKIAljdXJyZW50LT50 aHJlYWQuYmFkX2NhdXNlID0gdXRhc2stPmF1dGFzay5zYXZlZF9jYXVzZTsKIAkvKgotCSAqIFRh c2sgaGFzIHJlY2VpdmVkIGEgZmF0YWwgc2lnbmFsLCBzbyByZXNldCBiYWNrIHRvIHByb2JiZWQK KwkgKiBUYXNrIGhhcyByZWNlaXZlZCBhIGZhdGFsIHNpZ25hbCwgc28gcmVzZXQgYmFjayB0byBw cm9iZWQKIAkgKiBhZGRyZXNzLgogCSAqLwogCWluc3RydWN0aW9uX3BvaW50ZXJfc2V0KHJlZ3Ms IHV0YXNrLT52YWRkcik7CmRpZmYgLS1naXQgYS9hcmNoL3Jpc2N2L2tlcm5lbC9zb2MuYyBiL2Fy Y2gvcmlzY3Yva2VybmVsL3NvYy5jCmluZGV4IGEwNTE2MTcyYTMzYy4uN2Q2OWUzYjZiYWI0IDEw MDY0NAotLS0gYS9hcmNoL3Jpc2N2L2tlcm5lbC9zb2MuYworKysgYi9hcmNoL3Jpc2N2L2tlcm5l bC9zb2MuYwpAQCAtOCw3ICs4LDcgQEAKICNpbmNsdWRlIDxhc20vc29jLmg+CiAKIC8qCi0gKiBU aGlzIGlzIGNhbGxlZCBleHRyZW1seSBlYXJseSwgYmVmb3JlIHBhcnNlX2R0YigpLCB0byBhbGxv dyBpbml0aWFsaXppbmcKKyAqIFRoaXMgaXMgY2FsbGVkIGV4dHJlbWVseSBlYXJseSwgYmVmb3Jl IHBhcnNlX2R0YigpLCB0byBhbGxvdyBpbml0aWFsaXppbmcKICAqIFNvQyBoYXJkd2FyZSBiZWZv cmUgbWVtb3J5IG9yIGFueSBkZXZpY2UgZHJpdmVyIGluaXRpYWxpemF0aW9uLgogICovCiB2b2lk IF9faW5pdCBzb2NfZWFybHlfaW5pdCh2b2lkKQpkaWZmIC0tZ2l0IGEvYXJjaC9yaXNjdi9rZXJu ZWwvc3VzcGVuZC5jIGIvYXJjaC9yaXNjdi9rZXJuZWwvc3VzcGVuZC5jCmluZGV4IGFmZjkzMDkw YzRlZi4uM2VmYmY3ODc0ZjNiIDEwMDY0NAotLS0gYS9hcmNoL3Jpc2N2L2tlcm5lbC9zdXNwZW5k LmMKKysrIGIvYXJjaC9yaXNjdi9rZXJuZWwvc3VzcGVuZC5jCkBAIC03OCw3ICs3OCw3IEBAIGlu dCBjcHVfc3VzcGVuZCh1bnNpZ25lZCBsb25nIGFyZywKIAlzdXNwZW5kX3NhdmVfY3NycygmY29u dGV4dCk7CiAKIAkvKgotCSAqIEZ1bmN0aW9uIGdyYXBoIHRyYWNlciBzdGF0ZSBnZXRzIGluY29z aXN0ZW50IHdoZW4gdGhlIGtlcm5lbAorCSAqIEZ1bmN0aW9uIGdyYXBoIHRyYWNlciBzdGF0ZSBn ZXRzIGluY29uc2lzdGVudCB3aGVuIHRoZSBrZXJuZWwKIAkgKiBjYWxscyBmdW5jdGlvbnMgdGhh dCBuZXZlciByZXR1cm4gKGFrYSBmaW5pc2hlcnMpIGhlbmNlIGRpc2FibGUKIAkgKiBncmFwaCB0 cmFjaW5nIGR1cmluZyB0aGVpciBleGVjdXRpb24uCiAJICovCmRpZmYgLS1naXQgYS9hcmNoL3Jp c2N2L2t2bS90bGIuYyBiL2FyY2gvcmlzY3Yva3ZtL3RsYi5jCmluZGV4IGZmMWFlYWM0ZWI4ZS4u ZTQ0ZjNlYmUzODQ0IDEwMDY0NAotLS0gYS9hcmNoL3Jpc2N2L2t2bS90bGIuYworKysgYi9hcmNo L3Jpc2N2L2t2bS90bGIuYwpAQCAtMTgyLDcgKzE4Miw3IEBAIHZvaWQga3ZtX3Jpc2N2X2xvY2Fs X3RsYl9zYW5pdGl6ZShzdHJ1Y3Qga3ZtX3ZjcHUgKnZjcHUpCiAKIAkvKgogCSAqIEZsdXNoIFZT LXN0YWdlIFRMQiBlbnRyaWVzIGZvciBpbXBsZW1lbnRhdGlvbiB3aGVyZSBWUy1zdGFnZQotCSAq IFRMQiBkb2VzIG5vdCBjYWhjZSBndWVzdCBwaHlzaWNhbCBhZGRyZXNzIGFuZCBWTUlELgorCSAq IFRMQiBkb2VzIG5vdCBjYWNoZSBndWVzdCBwaHlzaWNhbCBhZGRyZXNzIGFuZCBWTUlELgogCSAq LwogCWlmIChzdGF0aWNfYnJhbmNoX3VubGlrZWx5KCZrdm1fcmlzY3ZfdnNzdGFnZV90bGJfbm9f Z3BhKSkKIAkJa3ZtX3Jpc2N2X2xvY2FsX2hmZW5jZV92dm1hX2FsbCh2bWlkKTsKZGlmZiAtLWdp dCBhL2FyY2gvcmlzY3Yva3ZtL3ZjcHVfcG11LmMgYi9hcmNoL3Jpc2N2L2t2bS92Y3B1X3BtdS5j CmluZGV4IGEyZmFlNzBlZTE3NC4uZWJmZjQzOGE3MjVmIDEwMDY0NAotLS0gYS9hcmNoL3Jpc2N2 L2t2bS92Y3B1X3BtdS5jCisrKyBiL2FyY2gvcmlzY3Yva3ZtL3ZjcHVfcG11LmMKQEAgLTY3MSw3 ICs2NzEsNyBAQCBpbnQga3ZtX3Jpc2N2X3ZjcHVfcG11X2N0cl9zdG9wKHN0cnVjdCBrdm1fdmNw dSAqdmNwdSwgdW5zaWduZWQgbG9uZyBjdHJfYmFzZSwKIAkJCQlwbWMtPmNvdW50ZXJfdmFsICs9 IHBlcmZfZXZlbnRfcmVhZF92YWx1ZShwbWMtPnBlcmZfZXZlbnQsCiAJCQkJCQkJCQkgICZlbmFi bGVkLCAmcnVubmluZyk7CiAJCQkvKgotCQkJICogVGhlIGNvdW50ZXIgYW5kIG92ZXJmbG93IGlu ZGljaWVzIGluIHRoZSBzbmFwc2hvdCByZWdpb24gYXJlIHcuci50bworCQkJICogVGhlIGNvdW50 ZXIgYW5kIG92ZXJmbG93IGluZGljZXMgaW4gdGhlIHNuYXBzaG90IHJlZ2lvbiBhcmUgdy5yLnRv CiAJCQkgKiBjYmFzZS4gTW9kaWZ5IHRoZSBzZXQgYml0IGluIHRoZSBjb3VudGVyIG1hc2sgaW5z dGVhZCBvZiB0aGUgcG1jX2luZGV4CiAJCQkgKiB3aGljaCBpbmRpY2F0ZXMgdGhlIGFic29sdXRl IGNvdW50ZXIgaW5kZXguCiAJCQkgKi8KZGlmZiAtLWdpdCBhL2FyY2gvcmlzY3YvbGliL2NzdW0u YyBiL2FyY2gvcmlzY3YvbGliL2NzdW0uYwppbmRleCA3NWJkMGFiZmZkNjMuLjVkNDM3OTc2OGU1 ZCAxMDA2NDQKLS0tIGEvYXJjaC9yaXNjdi9saWIvY3N1bS5jCisrKyBiL2FyY2gvcmlzY3YvbGli L2NzdW0uYwpAQCAtMjY5LDcgKzI2OSw3IEBAIHVuc2lnbmVkIGludCBkb19jc3VtKGNvbnN0IHVu c2lnbmVkIGNoYXIgKmJ1ZmYsIGludCBsZW4pCiAJICogb24gbWFjaGluZXMgd2l0aCBmYXN0IG1p c2FsaWduZWQgYWNjZXNzZXMuCiAJICoKIAkgKiBUaGVyZSBpcyBzb21lIGR1cGxpY2F0ZSBjb2Rl IGJldHdlZW4gdGhlICJ3aXRoX2FsaWdubWVudCIgYW5kCi0JICogIm5vX2FsaWdubWVudCIgaW1w bG1lbnRhdGlvbnMsIGJ1dCB0aGUgb3ZlcmxhcCBpcyB0b28gYXdrd2FyZCB0byBiZQorCSAqICJu b19hbGlnbm1lbnQiIGltcGxlbWVudGF0aW9ucywgYnV0IHRoZSBvdmVybGFwIGlzIHRvbyBhd2t3 YXJkIHRvIGJlCiAJICogYWJsZSB0byBmaXQgaW4gb25lIGZ1bmN0aW9uIHdpdGhvdXQgaW50cm9k dWNpbmcgbXVsdGlwbGUgc3RhdGljCiAJICogYnJhbmNoZXMuIFRoZSBsYXJnZXN0IGNodW5rIG9m IG92ZXJsYXAgd2FzIGRlbGVnYXRlZCBpbnRvIHRoZQogCSAqIGRvX2NzdW1fY29tbW9uIGZ1bmN0 aW9uLgpkaWZmIC0tZ2l0IGEvYXJjaC9yaXNjdi9saWIvbWVtbW92ZS5TIGIvYXJjaC9yaXNjdi9s aWIvbWVtbW92ZS5TCmluZGV4IGNiM2UyZTdlZjBiYS4uNDEwZTU5OGQ0Njc3IDEwMDY0NAotLS0g YS9hcmNoL3Jpc2N2L2xpYi9tZW1tb3ZlLlMKKysrIGIvYXJjaC9yaXNjdi9saWIvbWVtbW92ZS5T CkBAIC00MCw4ICs0MCw4IEBAIFNZTV9GVU5DX1NUQVJUKF9fbWVtbW92ZSkKIAkgKiAgIEJvdGgg Q29weSBNb2RlczogdDEgLSBUZW1wb3JhcnkgZm9yIGxvYWQtc3RvcmUKIAkgKiAgIEJvdGggQ29w eSBNb2RlczogdDIgLSBUZW1wb3JhcnkgZm9yIGxvYWQtc3RvcmUKIAkgKiAgIEJvdGggQ29weSBN b2RlczogYTUgLSBkZXN0IHRvIHNyYyBhbGlnbm1lbnQgb2Zmc2V0Ci0JICogICBCb3RoIENvcHkg TW9kZXM6IGE2IC0gU2hpZnQgYW1tb3VudAotCSAqICAgQm90aCBDb3B5IE1vZGVzOiBhNyAtIElu dmVyc2UgU2hpZnQgYW1tb3VudAorCSAqICAgQm90aCBDb3B5IE1vZGVzOiBhNiAtIFNoaWZ0IGFt b3VudAorCSAqICAgQm90aCBDb3B5IE1vZGVzOiBhNyAtIEludmVyc2UgU2hpZnQgYW1vdW50CiAJ ICogICBCb3RoIENvcHkgTW9kZXM6IGEyIC0gQWx0ZXJuYXRlIGJyZWFrcG9pbnQgZm9yIHVucm9s bGVkIGxvb3BzCiAJICovCiAKZGlmZiAtLWdpdCBhL2FyY2gvcmlzY3YvbW0vY2FjaGVmbHVzaC5j IGIvYXJjaC9yaXNjdi9tbS9jYWNoZWZsdXNoLmMKaW5kZXggZDgzYTYxMjQ2NGY2Li5mOGVhZDdj YjdjN2QgMTAwNjQ0Ci0tLSBhL2FyY2gvcmlzY3YvbW0vY2FjaGVmbHVzaC5jCisrKyBiL2FyY2gv cmlzY3YvbW0vY2FjaGVmbHVzaC5jCkBAIC0yOSw3ICsyOSw3IEBAIHZvaWQgZmx1c2hfaWNhY2hl X2FsbCh2b2lkKQogCSAqIE1ha2Ugc3VyZSBhbGwgcHJldmlvdXMgd3JpdGVzIHRvIHRoZSBEJCBh cmUgb3JkZXJlZCBiZWZvcmUgbWFraW5nCiAJICogdGhlIElQSS4gVGhlIFJJU0MtViBzcGVjIHN0 YXRlcyB0aGF0IGEgaGFydCBtdXN0IGV4ZWN1dGUgYSBkYXRhIGZlbmNlCiAJICogYmVmb3JlIHRy aWdnZXJpbmcgYSByZW1vdGUgZmVuY2UuaSBpbiBvcmRlciB0byBtYWtlIHRoZSBtb2RpZmljYXRp b24KLQkgKiB2aXNhYmxlIGZvciByZW1vdGUgaGFydHMuCisJICogdmlzaWJsZSBmb3IgcmVtb3Rl IGhhcnRzLgogCSAqCiAJICogSVBJcyBvbiBSSVNDLVYgYXJlIHRyaWdnZXJlZCBieSBNTUlPIHdy aXRlcyB0byBlaXRoZXIgQ0xJTlQgb3IKIAkgKiBTLUlNU0lDLCBzbyB0aGUgZmVuY2UgZW5zdXJl cyBwcmV2aW91cyBkYXRhIHdyaXRlcyAiaGFwcGVuIGJlZm9yZSIKZGlmZiAtLWdpdCBhL2FyY2gv cmlzY3YvbW0vcGh5c2FkZHIuYyBiL2FyY2gvcmlzY3YvbW0vcGh5c2FkZHIuYwppbmRleCA1NTlk MjkxZmFjNWMuLmIxODM2ZTk0ODFjZSAxMDA2NDQKLS0tIGEvYXJjaC9yaXNjdi9tbS9waHlzYWRk ci5jCisrKyBiL2FyY2gvcmlzY3YvbW0vcGh5c2FkZHIuYwpAQCAtOSw3ICs5LDcgQEAKIHBoeXNf YWRkcl90IF9fdmlydF90b19waHlzKHVuc2lnbmVkIGxvbmcgeCkKIHsKIAkvKgotCSAqIEJvdW5k YXJ5IGNoZWNraW5nIGFnaW5zdCB0aGUga2VybmVsIGxpbmVhciBtYXBwaW5nIHNwYWNlLgorCSAq IEJvdW5kYXJ5IGNoZWNraW5nIGFnYWluc3QgdGhlIGtlcm5lbCBsaW5lYXIgbWFwcGluZyBzcGFj ZS4KIAkgKi8KIAlXQVJOKCFpc19saW5lYXJfbWFwcGluZyh4KSAmJiAhaXNfa2VybmVsX21hcHBp bmcoeCksCiAJICAgICAidmlydF90b19waHlzIHVzZWQgZm9yIG5vbi1saW5lYXIgYWRkcmVzczog JXAgKCVwUylcbiIsCkBAIC0yNSw3ICsyNSw3IEBAIHBoeXNfYWRkcl90IF9fcGh5c19hZGRyX3N5 bWJvbCh1bnNpZ25lZCBsb25nIHgpCiAJdW5zaWduZWQgbG9uZyBrZXJuZWxfZW5kID0ga2VybmVs X3N0YXJ0ICsga2VybmVsX21hcC5zaXplOwogCiAJLyoKLQkgKiBCb3VuZGFyeSBjaGVja2luZyBh Z2luc3QgdGhlIGtlcm5lbCBpbWFnZSBtYXBwaW5nLgorCSAqIEJvdW5kYXJ5IGNoZWNraW5nIGFn YWluc3QgdGhlIGtlcm5lbCBpbWFnZSBtYXBwaW5nLgogCSAqIF9fcGFfc3ltYm9sIHNob3VsZCBv bmx5IGJlIHVzZWQgb24ga2VybmVsIHN5bWJvbCBhZGRyZXNzZXMuCiAJICovCiAJVklSVFVBTF9C VUdfT04oeCA8IGtlcm5lbF9zdGFydCB8fCB4ID4ga2VybmVsX2VuZCk7Ci0tIAoyLjM0LjEKCgpf X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpsaW51eC1yaXNj diBtYWlsaW5nIGxpc3QKbGludXgtcmlzY3ZAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlz dHMuaW5mcmFkZWFkLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xpbnV4LXJpc2N2Cg==