From: Xi Pardee <xi.pardee@linux.intel.com>
To: xi.pardee@linux.intel.com, irenic.rajneesh@gmail.com,
david.e.box@linux.intel.com, ilpo.jarvinen@linux.intel.com,
platform-driver-x86@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org
Subject: [PATCH 0/6] Enable NVL support in intel_pmc_core
Date: Mon, 2 Mar 2026 14:32:02 -0800 [thread overview]
Message-ID: <20260302223214.484585-1-xi.pardee@linux.intel.com> (raw)
This patch series introduces two new features, enhances existing
functionalities, and adds NVL support to the intel_pmc_core driver.
The first two patches add new attributes to improve Package C-state
debugging. The third and fourth patches refine current functionality
for better support. The fifth patch enables the intel_pmc_core driver
retrieves PMC information only for available PMCs. Finally, the last
patch adds support for Nova Lake platforms.
Xi Pardee (6):
platform/x86/intel/pmc: Enable PkgC LTR blocking counter
platform/x86/intel/pmc: Enable Pkgc blocking residency counter
platform/x86/intel/pmc: Use PCI DID for PMC SSRAM device discovery
platform/x86/intel/pmc: Add support for variable DMU offsets
platform/x86/intel/pmc: Retrieve PMC info only for available PMCs
platform/x86/intel/pmc: Add Nova Lake support to intel_pmc_core driver
drivers/platform/x86/intel/pmc/Makefile | 2 +-
drivers/platform/x86/intel/pmc/arl.c | 11 +-
drivers/platform/x86/intel/pmc/core.c | 141 ++-
drivers/platform/x86/intel/pmc/core.h | 64 +-
drivers/platform/x86/intel/pmc/lnl.c | 5 +-
drivers/platform/x86/intel/pmc/mtl.c | 6 +-
drivers/platform/x86/intel/pmc/nvl.c | 1537 +++++++++++++++++++++++
drivers/platform/x86/intel/pmc/ptl.c | 7 +-
drivers/platform/x86/intel/pmc/wcl.c | 5 +-
9 files changed, 1743 insertions(+), 35 deletions(-)
create mode 100644 drivers/platform/x86/intel/pmc/nvl.c
--
2.43.0
next reply other threads:[~2026-03-02 22:32 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-03-02 22:32 Xi Pardee [this message]
2026-03-02 22:32 ` [PATCH 1/6] platform/x86/intel/pmc: Enable PkgC LTR blocking counter Xi Pardee
2026-03-20 10:25 ` Ilpo Järvinen
2026-03-31 0:27 ` Xi Pardee
2026-03-02 22:32 ` [PATCH 2/6] platform/x86/intel/pmc: Enable Pkgc blocking residency counter Xi Pardee
2026-03-20 10:27 ` Ilpo Järvinen
2026-03-31 0:28 ` Xi Pardee
2026-03-02 22:32 ` [PATCH 3/6] platform/x86/intel/pmc: Use PCI DID for PMC SSRAM device discovery Xi Pardee
2026-03-20 10:45 ` Ilpo Järvinen
2026-03-02 22:32 ` [PATCH 4/6] platform/x86/intel/pmc: Add support for variable DMU offsets Xi Pardee
2026-03-20 10:50 ` Ilpo Järvinen
2026-03-02 22:32 ` [PATCH 5/6] platform/x86/intel/pmc: Retrieve PMC info only for available PMCs Xi Pardee
2026-03-20 10:58 ` Ilpo Järvinen
2026-03-31 0:34 ` Xi Pardee
2026-03-02 22:32 ` [PATCH 6/6] platform/x86/intel/pmc: Add Nova Lake support to intel_pmc_core driver Xi Pardee
2026-03-20 11:08 ` Ilpo Järvinen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260302223214.484585-1-xi.pardee@linux.intel.com \
--to=xi.pardee@linux.intel.com \
--cc=david.e.box@linux.intel.com \
--cc=ilpo.jarvinen@linux.intel.com \
--cc=irenic.rajneesh@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=platform-driver-x86@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.