From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ot1-f51.google.com (mail-ot1-f51.google.com [209.85.210.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DACB0377EBC for ; Mon, 30 Mar 2026 20:01:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.51 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774900874; cv=none; b=iOzuXnZYT30KEnSAhCG5IK/FDlqIAY1OPNCdckzurlumthZG73LXgQaj9BrG/jcb+vN8XxG+MHvaMLOt5T4bb42QTL+IFAi4F96RBBJI0Ikkv9YGyxc9fOdG80HD/AOltfAKItWj1EO3NKRyeRyqzAaFfpQ/i8onG6lhRa+coEU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1774900874; c=relaxed/simple; bh=4cLU0AnMHcnGesCXzoapKEKtipqjMQAyUW5SmtF9GiE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=mvQBU4QT3JzGKhpcg3QGoCT0L0NBrxyUvS2YIxSwaOFmpWlh9mWDHxfFHgvQHhWm5H3e/e//Hrh44kSEVVy8Ay7vG3jhowAjj5njb4nAbg3ejVSQGrTPIyYubd+ly7mHktqlilAzhn+sFO5iq0RXBMHU4hx0DInCimofVeh59jY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=CYT76KYk; arc=none smtp.client-ip=209.85.210.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="CYT76KYk" Received: by mail-ot1-f51.google.com with SMTP id 46e09a7af769-7d7eb85fb81so4833454a34.0 for ; Mon, 30 Mar 2026 13:01:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1774900872; x=1775505672; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Fac8epo7nkwLLH2ZyfDheeoVFnsqfLdGEjUy+ZxTMiw=; b=CYT76KYk132Ev7zBmxmU9x7bY2CDQWl5QgbCc4yLHsXkW+18svfMNvGZHU6YeXLho/ NNhKNf489dqDJouhxA/em9MYCJF7lNkK6nQgF2Eam60GO5lZwvAFdgwLQ5iBAe6AV3lK zBZ+N0kq9X5G2/FWNXyyujWUzNQ4TWSChOdjJEWriv89Mmep01MgMuPTu5aiAADnzQzm TMhuPm4V8oiaQiLHU3AKPo8eN33oSRKWUhvvqp2ckuf9XO7R6SKcP7KRHvgvlZJsu9JL WgSfHsvTVNAqw0ijAw0xB9thRkf5HXhpPFYDprImX3ZcPtIm6ZVJesgFs0x/FW/7f5rY WMJg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774900872; x=1775505672; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=Fac8epo7nkwLLH2ZyfDheeoVFnsqfLdGEjUy+ZxTMiw=; b=NQG7NpM1F85U1sj2A4UlP1BkpytYLR+kNrOA53CnCEW3YH821SwSMMq/UFJ+rN22M1 yBJmLrNhM13bs3oU0JCkFfsjh1E5zSNQ1gXeKeM7V1htYstLIVoI1Ai3/JkuFeVfUzwU Fl63xMBS8AmXqtbE3i515z5jPWq/CRUJPwFDcJC/f/jmE0sPWx3fEUo3gyx3d9i8eH2g 6wNMErFU77t0EKRHpy2G2ZjLdjPfxce3v4vVafBMDjL2eqnTWKmYWx07Z1JRurDAYq9T oY8gGrhgzJC85MKy2yxI8FLvr0dyQ5CsW6kWvwSugcccOLTMHgr5rLwELl94xH6Sh8xo wh7g== X-Forwarded-Encrypted: i=1; AJvYcCWGZmTCaA96R/u5qx5DRsj6nrQkPJgGEQ+wjisJIfLc6/AKY+jmhDevhD8cNgyH58oNvG+lSVSJYaZ9@vger.kernel.org X-Gm-Message-State: AOJu0YzXYSpBlD7/JYb4YX/xpGJ63OzjEW8PhUPCUQQsorZyKIcjeqc+ vUuQfMvYWdmUiU9Opt2vnfrS7XaQhB91KB7Rfo0PWtdofkp3ky6Hj4Aa X-Gm-Gg: ATEYQzyfQnnCgmda9xcGw8V+iX3js3T34uvhhaVzeFJW7/mcmdwMQUeQBFCONgR2rcs v01pvUdqVmzWPB6hRf6PBNShHBNU4qANrRFbPvC3o9pA209080YbordunkbuWpZQzKAa9zQ/YR2 fhnv3hOFpHSdxoG4gzKDNDdobEX4Y9KZWsy7EpAigkUTxnc+cCZm3FqxaWL7NI+X2Vk6tvx06xg FCrmYimQPELXWc95K3Z8w1vSHEMP6R3XHzMXjb9deoOAK7kcQm79Km6B2ESxnaMXrhbbWdXsnAj MJKf/rmIO4FRfgXsomDFMx1h/quOuak9fpmJeH088Bf3J4IulEGtOVDSj5Gq3bj6Wr1wGDdWT8D q5kRbOIDCPLacc1icE3ZgaljEpXOXqElwne2RCMJTbbSqs3XhbwLPEK5zWWaX8t3+7ZCNrW6z09 cpCRB7B+MAjO3uJ+TZ6sIZ X-Received: by 2002:a05:6830:618a:b0:7d9:d54a:f872 with SMTP id 46e09a7af769-7d9fadee948mr8028437a34.13.1774900871600; Mon, 30 Mar 2026 13:01:11 -0700 (PDT) Received: from localhost.localdomain ([2600:1700:fb0:1bc0::54]) by smtp.gmail.com with ESMTPSA id 46e09a7af769-7da0a336353sm6601068a34.2.2026.03.30.13.01.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 30 Mar 2026 13:01:11 -0700 (PDT) From: Chris Morgan To: linux-iio@vger.kernel.org Cc: andy@kernel.org, nuno.sa@analog.com, dlechner@baylibre.com, jic23@kernel.org, jean-baptiste.maneyrol@tdk.com, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, heiko@sntech.de, conor+dt@kernel.org, krzk+dt@kernel.org, robh@kernel.org, andriy.shevchenko@intel.com, Chris Morgan Subject: [PATCH V3 7/9] iio: imu: inv_icm42607: Add Interrupt and Wake on Movement for icm42607 Date: Mon, 30 Mar 2026 14:58:51 -0500 Message-ID: <20260330195853.392877-8-macroalpha82@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260330195853.392877-1-macroalpha82@gmail.com> References: <20260330195853.392877-1-macroalpha82@gmail.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit From: Chris Morgan Add support for wake on movement for the icm42607 driver. At this point the driver is usable as an accelerometer/temperature driver, so add the necessary Makefile and Kconfig changes as well. Signed-off-by: Chris Morgan --- drivers/iio/imu/Kconfig | 1 + drivers/iio/imu/Makefile | 1 + drivers/iio/imu/inv_icm42607/Kconfig | 30 ++ drivers/iio/imu/inv_icm42607/Makefile | 13 + drivers/iio/imu/inv_icm42607/inv_icm42607.h | 7 + .../iio/imu/inv_icm42607/inv_icm42607_accel.c | 303 ++++++++++++++++++ .../iio/imu/inv_icm42607/inv_icm42607_core.c | 155 +++++++++ 7 files changed, 510 insertions(+) create mode 100644 drivers/iio/imu/inv_icm42607/Kconfig create mode 100644 drivers/iio/imu/inv_icm42607/Makefile diff --git a/drivers/iio/imu/Kconfig b/drivers/iio/imu/Kconfig index 7e0181c27bb6..8bab4616be20 100644 --- a/drivers/iio/imu/Kconfig +++ b/drivers/iio/imu/Kconfig @@ -109,6 +109,7 @@ config KMX61 be called kmx61. source "drivers/iio/imu/inv_icm42600/Kconfig" +source "drivers/iio/imu/inv_icm42607/Kconfig" source "drivers/iio/imu/inv_icm45600/Kconfig" source "drivers/iio/imu/inv_mpu6050/Kconfig" diff --git a/drivers/iio/imu/Makefile b/drivers/iio/imu/Makefile index 13fb7846e9c9..3268dc2371ae 100644 --- a/drivers/iio/imu/Makefile +++ b/drivers/iio/imu/Makefile @@ -25,6 +25,7 @@ obj-$(CONFIG_FXOS8700_I2C) += fxos8700_i2c.o obj-$(CONFIG_FXOS8700_SPI) += fxos8700_spi.o obj-y += inv_icm42600/ +obj-y += inv_icm42607/ obj-y += inv_icm45600/ obj-y += inv_mpu6050/ diff --git a/drivers/iio/imu/inv_icm42607/Kconfig b/drivers/iio/imu/inv_icm42607/Kconfig new file mode 100644 index 000000000000..b7c533d1a6be --- /dev/null +++ b/drivers/iio/imu/inv_icm42607/Kconfig @@ -0,0 +1,30 @@ +# SPDX-License-Identifier: GPL-2.0-or-later + +config INV_ICM42607 + tristate + select IIO_BUFFER + select IIO_INV_SENSORS_TIMESTAMP + +config INV_ICM42607_I2C + tristate "InvenSense ICM-42607X I2C driver" + depends on I2C + select INV_ICM42607 + select REGMAP_I2C + help + This driver supports the InvenSense ICM-42607 motion tracking + device over I2C. + + This driver can be built as a module. The module will be called + inv-icm42607-i2c. + +config INV_ICM42607_SPI + tristate "InvenSense ICM-42607X SPI driver" + depends on SPI_MASTER + select INV_ICM42607 + select REGMAP_SPI + help + This driver supports the InvenSense ICM-42607 motion tracking + device over SPI. + + This driver can be built as a module. The module will be called + inv-icm42607-spi. diff --git a/drivers/iio/imu/inv_icm42607/Makefile b/drivers/iio/imu/inv_icm42607/Makefile new file mode 100644 index 000000000000..e908d77c4219 --- /dev/null +++ b/drivers/iio/imu/inv_icm42607/Makefile @@ -0,0 +1,13 @@ +# SPDX-License-Identifier: GPL-2.0-or-later + +obj-$(CONFIG_INV_ICM42607) += inv-icm42607.o +inv-icm42607-y += inv_icm42607_core.o +inv-icm42607-y += inv_icm42607_accel.o +inv-icm42607-y += inv_icm42607_buffer.o +inv-icm42607-y += inv_icm42607_temp.o + +obj-$(CONFIG_INV_ICM42607_I2C) += inv-icm42607-i2c.o +inv-icm42607-i2c-y += inv_icm42607_i2c.o + +obj-$(CONFIG_INV_ICM42607_SPI) += inv-icm42607-spi.o +inv-icm42607-spi-y += inv_icm42607_spi.o diff --git a/drivers/iio/imu/inv_icm42607/inv_icm42607.h b/drivers/iio/imu/inv_icm42607/inv_icm42607.h index 56bb09e2c304..f5f1b5fea183 100644 --- a/drivers/iio/imu/inv_icm42607/inv_icm42607.h +++ b/drivers/iio/imu/inv_icm42607/inv_icm42607.h @@ -444,6 +444,9 @@ int inv_icm42607_set_accel_conf(struct inv_icm42607_state *st, int inv_icm42607_set_temp_conf(struct inv_icm42607_state *st, bool enable, unsigned int *sleep_ms); +int inv_icm42607_enable_wom(struct inv_icm42607_state *st); +int inv_icm42607_disable_wom(struct inv_icm42607_state *st); + int inv_icm42607_debugfs_reg(struct iio_dev *indio_dev, unsigned int reg, unsigned int writeval, unsigned int *readval); @@ -454,4 +457,8 @@ struct iio_dev *inv_icm42607_accel_init(struct inv_icm42607_state *st); int inv_icm42607_accel_parse_fifo(struct iio_dev *indio_dev); +void inv_icm42607_accel_handle_events(struct iio_dev *indio_dev, + unsigned int status2, unsigned int status3, + s64 timestamp); + #endif diff --git a/drivers/iio/imu/inv_icm42607/inv_icm42607_accel.c b/drivers/iio/imu/inv_icm42607/inv_icm42607_accel.c index 58754af31100..2f62e7b1cff5 100644 --- a/drivers/iio/imu/inv_icm42607/inv_icm42607_accel.c +++ b/drivers/iio/imu/inv_icm42607/inv_icm42607_accel.c @@ -174,6 +174,16 @@ static const struct iio_chan_spec_ext_info inv_icm42607_accel_ext_infos[] = { { }, }; +/* WoM event: rising ROC */ +static const struct iio_event_spec inv_icm42607_wom_events[] = { + { + .type = IIO_EV_TYPE_ROC, + .dir = IIO_EV_DIR_RISING, + .mask_separate = BIT(IIO_EV_INFO_ENABLE) | + BIT(IIO_EV_INFO_VALUE), + }, +}; + static const struct iio_chan_spec inv_icm42607_accel_channels[] = { INV_ICM42607_ACCEL_CHAN(IIO_MOD_X, INV_ICM42607_ACCEL_SCAN_X, inv_icm42607_accel_ext_infos), @@ -183,6 +193,8 @@ static const struct iio_chan_spec inv_icm42607_accel_channels[] = { inv_icm42607_accel_ext_infos), INV_ICM42607_TEMP_CHAN(INV_ICM42607_ACCEL_SCAN_TEMP), IIO_CHAN_SOFT_TIMESTAMP(INV_ICM42607_ACCEL_SCAN_TIMESTAMP), + INV_ICM42607_ACCEL_EVENT_CHAN(IIO_MOD_X_OR_Y_OR_Z, inv_icm42607_wom_events, + ARRAY_SIZE(inv_icm42607_wom_events)), }; static const struct iio_event_spec inv_icm42607_motion_events[] = { @@ -316,6 +328,180 @@ static int inv_icm42607_accel_read_sensor(struct iio_dev *indio_dev, return ret; } +static unsigned int inv_icm42607_accel_convert_roc_to_wom(u64 roc, + int accel_hz, int accel_uhz) +{ + /* 1000/256mg per LSB converted in µm/s² */ + const unsigned int convert = (9807U * (MICRO / MILLI)) / 256U; + u64 value; + u64 freq_uhz; + + /* return 0 only if roc is 0 */ + if (roc == 0) + return 0; + + freq_uhz = (u64)accel_hz * MICRO + (u64)accel_uhz; + value = div64_u64(roc * MICRO, freq_uhz * (u64)convert); + + /* limit value to 8 bits and prevent 0 */ + return clamp(value, 1, 255); +} + +static u64 inv_icm42607_accel_convert_wom_to_roc(unsigned int threshold, + int accel_hz, int accel_uhz) +{ + /* 1000/256mg per LSB converted in µm/s² */ + const unsigned int convert = (9807U * (MICRO / MILLI)) / 256U; + u64 value; + u64 freq_uhz; + + value = threshold * convert; + freq_uhz = (u64)accel_hz * MICRO + (u64)accel_uhz; + + /* compute the differential by multiplying by the frequency */ + return div_u64(value * freq_uhz, MICRO); +} + +static int inv_icm42607_accel_set_wom_threshold(struct inv_icm42607_state *st, + u64 value, + int accel_hz, int accel_uhz) +{ + unsigned int threshold; + int ret; + + /* convert roc to wom threshold and convert back to handle clipping */ + threshold = inv_icm42607_accel_convert_roc_to_wom(value, accel_hz, accel_uhz); + value = inv_icm42607_accel_convert_wom_to_roc(threshold, accel_hz, accel_uhz); + + dev_dbg(regmap_get_device(st->map), "wom_threshold: 0x%x\n", threshold); + + /* set accel WoM threshold for the 3 axes */ + st->buffer[0] = threshold; + st->buffer[1] = threshold; + st->buffer[2] = threshold; + ret = regmap_bulk_write(st->map, INV_ICM42607_REG_ACCEL_WOM_X_THR, st->buffer, 3); + if (ret) + return ret; + + st->apex.wom.value = value; + + return 0; +} + +static int _inv_icm42607_accel_enable_wom(struct iio_dev *indio_dev) +{ + struct inv_icm42607_state *st = iio_device_get_drvdata(indio_dev); + struct inv_icm42607_sensor_state *accel_st = iio_priv(indio_dev); + struct inv_icm42607_sensor_conf conf = INV_ICM42607_SENSOR_CONF_INIT; + unsigned int sleep_ms = 0; + int ret; + + scoped_guard(mutex, &st->lock) { + /* turn on accel sensor */ + conf.mode = accel_st->power_mode; + conf.filter = accel_st->filter; + ret = inv_icm42607_set_accel_conf(st, &conf, &sleep_ms); + if (ret) + return ret; + } + + if (sleep_ms) + msleep(sleep_ms); + + scoped_guard(mutex, &st->lock) { + ret = inv_icm42607_enable_wom(st); + if (ret) + return ret; + st->apex.on++; + st->apex.wom.enable = true; + } + + return 0; +} + +static int inv_icm42607_accel_enable_wom(struct iio_dev *indio_dev) +{ + struct inv_icm42607_state *st = iio_device_get_drvdata(indio_dev); + struct device *pdev = regmap_get_device(st->map); + int ret; + + ret = pm_runtime_resume_and_get(pdev); + if (ret) + return ret; + + ret = _inv_icm42607_accel_enable_wom(indio_dev); + if (ret) { + pm_runtime_mark_last_busy(pdev); + pm_runtime_put_autosuspend(pdev); + return ret; + } + + return 0; +} + +static int _inv_icm42607_accel_disable_wom(struct iio_dev *indio_dev) +{ + struct inv_icm42607_state *st = iio_device_get_drvdata(indio_dev); + struct inv_icm42607_sensor_conf conf = INV_ICM42607_SENSOR_CONF_INIT; + unsigned int sleep_ms = 0; + int ret; + + scoped_guard(mutex, &st->lock) { + /* + * Consider that turning off WoM is always working to avoid + * blocking the chip in on mode and prevent going back to sleep. + * If there is an error, the chip will anyway go back to sleep + * and the feature will not work anymore. + */ + st->apex.wom.enable = false; + st->apex.on--; + ret = inv_icm42607_disable_wom(st); + if (ret) + return ret; + /* turn off accel sensor if not used */ + if (!st->apex.on && !iio_buffer_enabled(indio_dev)) { + conf.mode = INV_ICM42607_SENSOR_MODE_OFF; + ret = inv_icm42607_set_accel_conf(st, &conf, &sleep_ms); + if (ret) + return ret; + } + } + + if (sleep_ms) + msleep(sleep_ms); + + return 0; +} + +static int inv_icm42607_accel_disable_wom(struct iio_dev *indio_dev) +{ + struct inv_icm42607_state *st = iio_device_get_drvdata(indio_dev); + struct device *pdev = regmap_get_device(st->map); + int ret; + + ret = _inv_icm42607_accel_disable_wom(indio_dev); + + pm_runtime_mark_last_busy(pdev); + pm_runtime_put_autosuspend(pdev); + + return ret; +} + +void inv_icm42607_accel_handle_events(struct iio_dev *indio_dev, + unsigned int status2, unsigned int status3, + s64 timestamp) +{ + struct inv_icm42607_state *st = iio_device_get_drvdata(indio_dev); + u64 ev_code; + + /* handle WoM event */ + if (st->apex.wom.enable && (status2 & INV_ICM42607_INT_STATUS2_WOM_INT)) { + ev_code = IIO_MOD_EVENT_CODE(IIO_ACCEL, 0, IIO_MOD_X_OR_Y_OR_Z, + IIO_EV_TYPE_ROC, IIO_EV_DIR_RISING); + iio_push_event(indio_dev, ev_code, timestamp); + } +} + /* IIO format int + nano */ static const int inv_icm42607_accel_scale[] = { /* +/- 16G => 0.004788403 m/s-2 */ @@ -471,6 +657,9 @@ static int inv_icm42607_accel_write_odr(struct iio_dev *indio_dev, return ret; ret = inv_icm42607_set_accel_conf(st, &conf, NULL); + if (ret) + return ret; + ret = inv_icm42607_accel_set_wom_threshold(st, st->apex.wom.value, val, val2); if (ret) return ret; @@ -616,6 +805,116 @@ static int inv_icm42607_accel_hwfifo_flush(struct iio_dev *indio_dev, return st->fifo.nb.accel; } +static int inv_icm42607_accel_read_event_config(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir) +{ + struct inv_icm42607_state *st = iio_device_get_drvdata(indio_dev); + + /* handle only WoM (roc rising) event */ + if (type != IIO_EV_TYPE_ROC || dir != IIO_EV_DIR_RISING) + return -EINVAL; + + guard(mutex)(&st->lock); + + return st->apex.wom.enable ? 1 : 0; +} + +static int inv_icm42607_accel_write_event_config(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir, + bool state) +{ + struct inv_icm42607_state *st = iio_device_get_drvdata(indio_dev); + + /* handle only WoM (roc rising) event */ + if (type != IIO_EV_TYPE_ROC || dir != IIO_EV_DIR_RISING) + return -EINVAL; + + scoped_guard(mutex, &st->lock) { + if (st->apex.wom.enable == state) + return 0; + } + + if (state) + return inv_icm42607_accel_enable_wom(indio_dev); + + return inv_icm42607_accel_disable_wom(indio_dev); +} + +static int inv_icm42607_accel_read_event_value(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir, + enum iio_event_info info, + int *val, int *val2) +{ + struct inv_icm42607_state *st = iio_device_get_drvdata(indio_dev); + u32 rem; + + /* handle only WoM (roc rising) event value */ + if (type != IIO_EV_TYPE_ROC || dir != IIO_EV_DIR_RISING) + return -EINVAL; + + guard(mutex)(&st->lock); + + /* return value in micro */ + *val = div_u64_rem(st->apex.wom.value, MICRO, &rem); + *val2 = rem; + return IIO_VAL_INT_PLUS_MICRO; +} + +static int _inv_icm42607_accel_wom_value(struct inv_icm42607_state *st, + int val, int val2) +{ + u64 value; + unsigned int accel_hz, accel_uhz; + int ret; + + guard(mutex)(&st->lock); + + ret = inv_icm42607_accel_read_odr(st, &accel_hz, &accel_uhz); + if (ret < 0) + return ret; + + value = (u64)val * MICRO + (u64)val2; + + return inv_icm42607_accel_set_wom_threshold(st, value, + accel_hz, accel_uhz); +} + +static int inv_icm42607_accel_write_event_value(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir, + enum iio_event_info info, + int val, int val2) +{ + struct inv_icm42607_state *st = iio_device_get_drvdata(indio_dev); + struct device *dev = regmap_get_device(st->map); + int ret; + + /* handle only WoM (roc rising) event value */ + if (type != IIO_EV_TYPE_ROC || dir != IIO_EV_DIR_RISING) + return -EINVAL; + + if (val < 0 || val2 < 0) + return -EINVAL; + + ret = pm_runtime_resume_and_get(dev); + if (ret) + return ret; + + ret = _inv_icm42607_accel_wom_value(st, val, val2); + + pm_runtime_mark_last_busy(dev); + pm_runtime_put_autosuspend(dev); + + return ret; +} + static const struct iio_info inv_icm42607_accel_info = { .read_raw = inv_icm42607_accel_read_raw, .write_raw = inv_icm42607_accel_write_raw, @@ -624,6 +923,10 @@ static const struct iio_info inv_icm42607_accel_info = { .update_scan_mode = inv_icm42607_accel_update_scan_mode, .hwfifo_set_watermark = inv_icm42607_accel_hwfifo_set_watermark, .hwfifo_flush_to_buffer = inv_icm42607_accel_hwfifo_flush, + .read_event_config = inv_icm42607_accel_read_event_config, + .write_event_config = inv_icm42607_accel_write_event_config, + .read_event_value = inv_icm42607_accel_read_event_value, + .write_event_value = inv_icm42607_accel_write_event_value, }; struct iio_dev *inv_icm42607_accel_init(struct inv_icm42607_state *st) diff --git a/drivers/iio/imu/inv_icm42607/inv_icm42607_core.c b/drivers/iio/imu/inv_icm42607/inv_icm42607_core.c index 62a1371b0c4a..4ac3af52c1b8 100644 --- a/drivers/iio/imu/inv_icm42607/inv_icm42607_core.c +++ b/drivers/iio/imu/inv_icm42607/inv_icm42607_core.c @@ -236,6 +236,39 @@ int inv_icm42607_set_temp_conf(struct inv_icm42607_state *st, bool enable, sleep_ms); } +int inv_icm42607_enable_wom(struct inv_icm42607_state *st) +{ + int ret; + + /* enable WoM hardware */ + ret = regmap_write(st->map, INV_ICM42607_REG_WOM_CONFIG, + INV_ICM42607_WOM_CONFIG_INT_DUR(1) | + INV_ICM42607_WOM_CONFIG_MODE | + INV_ICM42607_WOM_CONFIG_EN); + if (ret) + return ret; + + /* enable WoM interrupt */ + return regmap_set_bits(st->map, INV_ICM42607_REG_INT_SOURCE1, + INV_ICM42607_INT_SOURCE1_WOM_INT1_EN); +} + +int inv_icm42607_disable_wom(struct inv_icm42607_state *st) +{ + int ret; + + /* disable WoM interrupt */ + ret = regmap_clear_bits(st->map, INV_ICM42607_REG_INT_SOURCE1, + INV_ICM42607_INT_SOURCE1_WOM_INT1_EN); + if (ret) + return ret; + + /* disable WoM hardware */ + return regmap_clear_bits(st->map, INV_ICM42607_REG_WOM_CONFIG, + INV_ICM42607_WOM_CONFIG_EN); +} + + int inv_icm42607_debugfs_reg(struct iio_dev *indio_dev, unsigned int reg, unsigned int writeval, unsigned int *readval) { @@ -353,6 +386,110 @@ static int inv_icm42607_setup(struct inv_icm42607_state *st, return inv_icm42607_set_conf(st, hw->conf); } +static irqreturn_t inv_icm42607_irq_timestamp(int irq, void *_data) +{ + struct inv_icm42607_state *st = _data; + + st->timestamp.gyro = iio_get_time_ns(st->indio_gyro); + st->timestamp.accel = iio_get_time_ns(st->indio_accel); + + return IRQ_WAKE_THREAD; +} + +static irqreturn_t inv_icm42607_irq_handler(int irq, void *_data) +{ + struct inv_icm42607_state *st = _data; + struct device *dev = regmap_get_device(st->map); + unsigned int status; + int ret; + + mutex_lock(&st->lock); + + if (st->apex.on) { + unsigned int status2, status3; + + /* read INT_STATUS2 and INT_STATUS3 in 1 operation */ + ret = regmap_bulk_read(st->map, INV_ICM42607_REG_INT_STATUS2, st->buffer, 2); + if (ret) + goto out_unlock; + status2 = st->buffer[0]; + status3 = st->buffer[1]; + inv_icm42607_accel_handle_events(st->indio_accel, status2, status3, + st->timestamp.accel); + } + + ret = regmap_read(st->map, INV_ICM42607_REG_INT_STATUS, &status); + if (ret) + goto out_unlock; + + if (status & INV_ICM42607_INT_STATUS_FIFO_FULL) + dev_warn(dev, "FIFO full data lost!\n"); + + if (status & INV_ICM42607_INT_STATUS_FIFO_THS) { + ret = inv_icm42607_buffer_fifo_read(st, 0); + if (ret) { + dev_err(dev, "FIFO read error %d\n", ret); + goto out_unlock; + } + ret = inv_icm42607_buffer_fifo_parse(st); + if (ret) + dev_err(dev, "FIFO parsing error %d\n", ret); + } + +out_unlock: + mutex_unlock(&st->lock); + return IRQ_HANDLED; +} + +/** + * inv_icm42607_irq_init() - initialize int pin and interrupt handler + * @st: driver internal state + * @irq: irq number + * @irq_type: irq trigger type + * @open_drain: true if irq is open drain, false for push-pull + * + * Returns 0 on success, a negative error code otherwise. + */ +static int inv_icm42607_irq_init(struct inv_icm42607_state *st, int irq, + int irq_type, bool open_drain) +{ + struct device *dev = regmap_get_device(st->map); + unsigned int val = 0; + int ret; + + switch (irq_type) { + case IRQF_TRIGGER_RISING: + case IRQF_TRIGGER_HIGH: + val = INV_ICM42607_INT_CONFIG_INT1_ACTIVE_HIGH; + break; + default: + val = INV_ICM42607_INT_CONFIG_INT1_ACTIVE_LOW; + break; + } + + switch (irq_type) { + case IRQF_TRIGGER_LOW: + case IRQF_TRIGGER_HIGH: + val |= INV_ICM42607_INT_CONFIG_INT1_LATCHED; + break; + default: + break; + } + + if (!open_drain) + val |= INV_ICM42607_INT_CONFIG_INT1_PUSH_PULL; + + ret = regmap_write(st->map, INV_ICM42607_REG_INT_CONFIG, val); + if (ret) + return ret; + + irq_type |= IRQF_ONESHOT; + return devm_request_threaded_irq(dev, irq, inv_icm42607_irq_timestamp, + inv_icm42607_irq_handler, irq_type, + st->name, st); +} + + static int inv_icm42607_enable_vddio_reg(struct inv_icm42607_state *st) { int ret; @@ -456,6 +593,11 @@ int inv_icm42607_core_probe(struct regmap *regmap, int chip, if (IS_ERR(st->indio_accel)) return PTR_ERR(st->indio_accel); + /* Initialize interrupt handling */ + ret = inv_icm42607_irq_init(st, irq, irq_type, open_drain); + if (ret) + return ret; + /* Setup runtime power management */ ret = devm_pm_runtime_set_active_enabled(dev); if (ret) @@ -504,6 +646,12 @@ static int inv_icm42607_suspend(struct device *dev) enable_irq_wake(st->irq); disable_irq(st->irq); } else { + /* disable APEX features and accel if wakeup disabled */ + if (st->apex.wom.enable) { + ret = inv_icm42607_disable_wom(st); + if (ret) + return ret; + } accel_conf = INV_ICM42607_SENSOR_MODE_OFF; } @@ -557,6 +705,13 @@ static int inv_icm42607_resume(struct device *dev) if (ret) return ret; + /* restore APEX features if disabled */ + if (!wakeup && st->apex.wom.enable) { + ret = inv_icm42607_enable_wom(st); + if (ret) + return ret; + } + if (st->fifo.on) { inv_sensors_timestamp_reset(&gyro_st->ts); inv_sensors_timestamp_reset(&accel_st->ts); -- 2.43.0 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 7922B1061B28 for ; Mon, 30 Mar 2026 20:01:29 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=Q9NUld+sGldmwGKvukWba9RXfmhGOBlhgRW+Z05SBug=; b=1+xdxnYtRczHmb NNgZA85OMzQ1U7dpSA58dYhO37ANuqL0wkdd6GXkkAWwlCf2p6p1AOVrnV41p+wkaf4F1iqFwwZ6U qiht2jBzoHNm7clS/+azuJTvsEtC9rlBMwhjRvABoKAL8h+o9HqNUJBqJ/Gduv39tZGqfjzA0c/f6 hRgXrcfUPQJXlDYbIKF72r9c+1ZC06s9sPYDu2bjOoAsfzfsY7uVFMLOCQbKWw8hlDJTop+6pl9tS iS+7QU3p0pWuMkgctUYhUtmbMCwrWTtu/tphG4iBoJtJRcK6CJboUrGDhro5ws4kNRzk21CbUIUaD QQ38XcFTwFJqSJ3ACy0w==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux)) id 1w7InU-0000000BoTT-048A; Mon, 30 Mar 2026 20:01:16 +0000 Received: from mail-ot1-x32f.google.com ([2607:f8b0:4864:20::32f]) by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux)) id 1w7InQ-0000000BoPu-48pE for linux-rockchip@lists.infradead.org; Mon, 30 Mar 2026 20:01:14 +0000 Received: by mail-ot1-x32f.google.com with SMTP id 46e09a7af769-7d556c1a79eso5048677a34.3 for ; Mon, 30 Mar 2026 13:01:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1774900872; x=1775505672; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Fac8epo7nkwLLH2ZyfDheeoVFnsqfLdGEjUy+ZxTMiw=; b=qNNf8ws6E2sJ7F4Nl2R9bzob0am/I2yWqpQ3bCYPg7d5YB1fPDj+Z0By8Ku8Jwmpip HA6UjVq396uSYJRY+cDjya/uckx2SUnHScOVlXoxkBcTxuuNM6QwQdc/D+bw1IAwSlpn r2/78KnTeWX9VcxlkYZpO8r0GVHZJW9L30Iw9/AUrsq2lnSODcZGK/BOupA5tqxhxH3a 04PiQLd6OSMZ2/1QIyyPCooJhI/QTM6h/WFC51vm5QVrEvZHx8fXFS3dnazgOdaRJT5o +LJk06cLukVySUKw69bsqOX2mkvH4sqOEs04+QyWupVjMmn9JWECb8NAq1zJ3bRvLOYJ oACw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1774900872; x=1775505672; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=Fac8epo7nkwLLH2ZyfDheeoVFnsqfLdGEjUy+ZxTMiw=; b=NfHw7KUgfg+lOolXjT2H/A7ZNGTaI+o4f0bn+XRVrk8Yq1IWP89vCCYmKxccd+eif8 Fvvb+E3cqNPQA/8qbEd3kpaRQiiIpsuNXHH0DYPtgwU6HnzAksmIVJzymSwkBfo1MBoy IesiZ6gtgBcWc4hynCDVS/P/hyrQCZyiTWn17Di29OYWDYQCEymCPlnoRmkWlvfPIb2U 20QHFLA86R3nziYHuhdN3nSE+xMR70aoF87lg7N7/dwUbfEaz8TNr1tGSKy+xmV4p2G/ iA0HbrbW5OzXKUDIckvZPs6o0a8dPXPMDMt0knSEGQmOzza4EcDNZEufGEaP25UzW3pq SU0w== X-Forwarded-Encrypted: i=1; AJvYcCW1/pCTPMijgqw2ThVfWv4gyQ5WEgcydeCZ5ShzUeUAEG3fjF/YhHJ2loO2mmz0HGL5j1hbiIMjK3alGvFLUg==@lists.infradead.org X-Gm-Message-State: AOJu0Yzms9XMQlnzfF1IUbl7UKichsCMOZhijFPDK6RxexWOtgQg+CYb eV/eCxV6FzInKc2z/Q61kgMNFoUo0afsCY48Yvf7o+3HwRx48huaoBgf X-Gm-Gg: ATEYQzwp6y0XjjMQ15f4Uenokspzo1sLDLI5pD2z0wi/nH1EXbQh3GJli+lBEjF/wn2 47VEQ95eftgBTwx6A3JHNzHoXIgA2USeGxMwJmiI1ZLo738w+2cWNXdZZmonvj/dqdWZ2mZnp1/ 95lPea2XsaKjaRdgvmFOr7ZjnxWhb0p15z55ZKKv8uiYwylJP7spBfzi5z+sDZKGOC9e8y1u1S7 0Uuj5VJZ7j3c4stYWj4kzYC8rR7gPcmnzvkogPWmafHmDD5mIDA4umfkpBNKW0mibMFkr16vAQu e8t09IcxLtNHgaV0BXLZ2dG2ccMjfPMXUhDFODZyvDZwxz11aC0IcSWXnudSrrTUFOI9mEX7FED eDd7K35RHvDMTDhgu9Do+8O4JlUmGd3zVsw5+Cwa4eWkc2rDUJNx6V6o7AlWqVQ8O0jDbFe8XM+ wvCYfZZhGlkk+/57+ITGuQ X-Received: by 2002:a05:6830:618a:b0:7d9:d54a:f872 with SMTP id 46e09a7af769-7d9fadee948mr8028437a34.13.1774900871600; Mon, 30 Mar 2026 13:01:11 -0700 (PDT) Received: from localhost.localdomain ([2600:1700:fb0:1bc0::54]) by smtp.gmail.com with ESMTPSA id 46e09a7af769-7da0a336353sm6601068a34.2.2026.03.30.13.01.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 30 Mar 2026 13:01:11 -0700 (PDT) From: Chris Morgan To: linux-iio@vger.kernel.org Cc: andy@kernel.org, nuno.sa@analog.com, dlechner@baylibre.com, jic23@kernel.org, jean-baptiste.maneyrol@tdk.com, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, heiko@sntech.de, conor+dt@kernel.org, krzk+dt@kernel.org, robh@kernel.org, andriy.shevchenko@intel.com, Chris Morgan Subject: [PATCH V3 7/9] iio: imu: inv_icm42607: Add Interrupt and Wake on Movement for icm42607 Date: Mon, 30 Mar 2026 14:58:51 -0500 Message-ID: <20260330195853.392877-8-macroalpha82@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260330195853.392877-1-macroalpha82@gmail.com> References: <20260330195853.392877-1-macroalpha82@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20260330_130113_110538_C4D702A1 X-CRM114-Status: GOOD ( 27.92 ) X-BeenThere: linux-rockchip@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: Upstream kernel work for Rockchip platforms List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "Linux-rockchip" Errors-To: linux-rockchip-bounces+linux-rockchip=archiver.kernel.org@lists.infradead.org RnJvbTogQ2hyaXMgTW9yZ2FuIDxtYWNyb21vcmdhbkBob3RtYWlsLmNvbT4KCkFkZCBzdXBwb3J0 IGZvciB3YWtlIG9uIG1vdmVtZW50IGZvciB0aGUgaWNtNDI2MDcgZHJpdmVyLgoKQXQgdGhpcyBw b2ludCB0aGUgZHJpdmVyIGlzIHVzYWJsZSBhcyBhbiBhY2NlbGVyb21ldGVyL3RlbXBlcmF0dXJl CmRyaXZlciwgc28gYWRkIHRoZSBuZWNlc3NhcnkgTWFrZWZpbGUgYW5kIEtjb25maWcgY2hhbmdl cyBhcyB3ZWxsLgoKU2lnbmVkLW9mZi1ieTogQ2hyaXMgTW9yZ2FuIDxtYWNyb21vcmdhbkBob3Rt YWlsLmNvbT4KLS0tCiBkcml2ZXJzL2lpby9pbXUvS2NvbmZpZyAgICAgICAgICAgICAgICAgICAg ICAgfCAgIDEgKwogZHJpdmVycy9paW8vaW11L01ha2VmaWxlICAgICAgICAgICAgICAgICAgICAg IHwgICAxICsKIGRyaXZlcnMvaWlvL2ltdS9pbnZfaWNtNDI2MDcvS2NvbmZpZyAgICAgICAgICB8 ICAzMCArKwogZHJpdmVycy9paW8vaW11L2ludl9pY200MjYwNy9NYWtlZmlsZSAgICAgICAgIHwg IDEzICsKIGRyaXZlcnMvaWlvL2ltdS9pbnZfaWNtNDI2MDcvaW52X2ljbTQyNjA3LmggICB8ICAg NyArCiAuLi4vaWlvL2ltdS9pbnZfaWNtNDI2MDcvaW52X2ljbTQyNjA3X2FjY2VsLmMgfCAzMDMg KysrKysrKysrKysrKysrKysrCiAuLi4vaWlvL2ltdS9pbnZfaWNtNDI2MDcvaW52X2ljbTQyNjA3 X2NvcmUuYyAgfCAxNTUgKysrKysrKysrCiA3IGZpbGVzIGNoYW5nZWQsIDUxMCBpbnNlcnRpb25z KCspCiBjcmVhdGUgbW9kZSAxMDA2NDQgZHJpdmVycy9paW8vaW11L2ludl9pY200MjYwNy9LY29u ZmlnCiBjcmVhdGUgbW9kZSAxMDA2NDQgZHJpdmVycy9paW8vaW11L2ludl9pY200MjYwNy9NYWtl ZmlsZQoKZGlmZiAtLWdpdCBhL2RyaXZlcnMvaWlvL2ltdS9LY29uZmlnIGIvZHJpdmVycy9paW8v aW11L0tjb25maWcKaW5kZXggN2UwMTgxYzI3YmI2Li44YmFiNDYxNmJlMjAgMTAwNjQ0Ci0tLSBh L2RyaXZlcnMvaWlvL2ltdS9LY29uZmlnCisrKyBiL2RyaXZlcnMvaWlvL2ltdS9LY29uZmlnCkBA IC0xMDksNiArMTA5LDcgQEAgY29uZmlnIEtNWDYxCiAJICBiZSBjYWxsZWQga214NjEuCiAKIHNv dXJjZSAiZHJpdmVycy9paW8vaW11L2ludl9pY200MjYwMC9LY29uZmlnIgorc291cmNlICJkcml2 ZXJzL2lpby9pbXUvaW52X2ljbTQyNjA3L0tjb25maWciCiBzb3VyY2UgImRyaXZlcnMvaWlvL2lt dS9pbnZfaWNtNDU2MDAvS2NvbmZpZyIKIHNvdXJjZSAiZHJpdmVycy9paW8vaW11L2ludl9tcHU2 MDUwL0tjb25maWciCiAKZGlmZiAtLWdpdCBhL2RyaXZlcnMvaWlvL2ltdS9NYWtlZmlsZSBiL2Ry aXZlcnMvaWlvL2ltdS9NYWtlZmlsZQppbmRleCAxM2ZiNzg0NmU5YzkuLjMyNjhkYzIzNzFhZSAx MDA2NDQKLS0tIGEvZHJpdmVycy9paW8vaW11L01ha2VmaWxlCisrKyBiL2RyaXZlcnMvaWlvL2lt dS9NYWtlZmlsZQpAQCAtMjUsNiArMjUsNyBAQCBvYmotJChDT05GSUdfRlhPUzg3MDBfSTJDKSAr PSBmeG9zODcwMF9pMmMubwogb2JqLSQoQ09ORklHX0ZYT1M4NzAwX1NQSSkgKz0gZnhvczg3MDBf c3BpLm8KIAogb2JqLXkgKz0gaW52X2ljbTQyNjAwLworb2JqLXkgKz0gaW52X2ljbTQyNjA3Lwog b2JqLXkgKz0gaW52X2ljbTQ1NjAwLwogb2JqLXkgKz0gaW52X21wdTYwNTAvCiAKZGlmZiAtLWdp dCBhL2RyaXZlcnMvaWlvL2ltdS9pbnZfaWNtNDI2MDcvS2NvbmZpZyBiL2RyaXZlcnMvaWlvL2lt dS9pbnZfaWNtNDI2MDcvS2NvbmZpZwpuZXcgZmlsZSBtb2RlIDEwMDY0NAppbmRleCAwMDAwMDAw MDAwMDAuLmI3YzUzM2QxYTZiZQotLS0gL2Rldi9udWxsCisrKyBiL2RyaXZlcnMvaWlvL2ltdS9p bnZfaWNtNDI2MDcvS2NvbmZpZwpAQCAtMCwwICsxLDMwIEBACisjIFNQRFgtTGljZW5zZS1JZGVu dGlmaWVyOiBHUEwtMi4wLW9yLWxhdGVyCisKK2NvbmZpZyBJTlZfSUNNNDI2MDcKKwl0cmlzdGF0 ZQorCXNlbGVjdCBJSU9fQlVGRkVSCisJc2VsZWN0IElJT19JTlZfU0VOU09SU19USU1FU1RBTVAK KworY29uZmlnIElOVl9JQ000MjYwN19JMkMKKyAgICAgICAgdHJpc3RhdGUgIkludmVuU2Vuc2Ug SUNNLTQyNjA3WCBJMkMgZHJpdmVyIgorICAgICAgICBkZXBlbmRzIG9uIEkyQworICAgICAgICBz ZWxlY3QgSU5WX0lDTTQyNjA3CisgICAgICAgIHNlbGVjdCBSRUdNQVBfSTJDCisgICAgICAgIGhl bHAKKyAgICAgICAgICBUaGlzIGRyaXZlciBzdXBwb3J0cyB0aGUgSW52ZW5TZW5zZSBJQ00tNDI2 MDcgbW90aW9uIHRyYWNraW5nCisgICAgICAgICAgZGV2aWNlIG92ZXIgSTJDLgorCisgICAgICAg ICAgVGhpcyBkcml2ZXIgY2FuIGJlIGJ1aWx0IGFzIGEgbW9kdWxlLiBUaGUgbW9kdWxlIHdpbGwg YmUgY2FsbGVkCisgICAgICAgICAgaW52LWljbTQyNjA3LWkyYy4KKworY29uZmlnIElOVl9JQ000 MjYwN19TUEkKKwl0cmlzdGF0ZSAiSW52ZW5TZW5zZSBJQ00tNDI2MDdYIFNQSSBkcml2ZXIiCisJ ZGVwZW5kcyBvbiBTUElfTUFTVEVSCisJc2VsZWN0IElOVl9JQ000MjYwNworCXNlbGVjdCBSRUdN QVBfU1BJCisJaGVscAorCSAgVGhpcyBkcml2ZXIgc3VwcG9ydHMgdGhlIEludmVuU2Vuc2UgSUNN LTQyNjA3IG1vdGlvbiB0cmFja2luZworCSAgZGV2aWNlIG92ZXIgU1BJLgorCisJICBUaGlzIGRy aXZlciBjYW4gYmUgYnVpbHQgYXMgYSBtb2R1bGUuIFRoZSBtb2R1bGUgd2lsbCBiZSBjYWxsZWQK KwkgIGludi1pY200MjYwNy1zcGkuCmRpZmYgLS1naXQgYS9kcml2ZXJzL2lpby9pbXUvaW52X2lj bTQyNjA3L01ha2VmaWxlIGIvZHJpdmVycy9paW8vaW11L2ludl9pY200MjYwNy9NYWtlZmlsZQpu ZXcgZmlsZSBtb2RlIDEwMDY0NAppbmRleCAwMDAwMDAwMDAwMDAuLmU5MDhkNzdjNDIxOQotLS0g L2Rldi9udWxsCisrKyBiL2RyaXZlcnMvaWlvL2ltdS9pbnZfaWNtNDI2MDcvTWFrZWZpbGUKQEAg LTAsMCArMSwxMyBAQAorIyBTUERYLUxpY2Vuc2UtSWRlbnRpZmllcjogR1BMLTIuMC1vci1sYXRl cgorCitvYmotJChDT05GSUdfSU5WX0lDTTQyNjA3KSArPSBpbnYtaWNtNDI2MDcubworaW52LWlj bTQyNjA3LXkgKz0gaW52X2ljbTQyNjA3X2NvcmUubworaW52LWljbTQyNjA3LXkgKz0gaW52X2lj bTQyNjA3X2FjY2VsLm8KK2ludi1pY200MjYwNy15ICs9IGludl9pY200MjYwN19idWZmZXIubwor aW52LWljbTQyNjA3LXkgKz0gaW52X2ljbTQyNjA3X3RlbXAubworCitvYmotJChDT05GSUdfSU5W X0lDTTQyNjA3X0kyQykgKz0gaW52LWljbTQyNjA3LWkyYy5vCitpbnYtaWNtNDI2MDctaTJjLXkg Kz0gaW52X2ljbTQyNjA3X2kyYy5vCisKK29iai0kKENPTkZJR19JTlZfSUNNNDI2MDdfU1BJKSAr PSBpbnYtaWNtNDI2MDctc3BpLm8KK2ludi1pY200MjYwNy1zcGkteSArPSBpbnZfaWNtNDI2MDdf c3BpLm8KZGlmZiAtLWdpdCBhL2RyaXZlcnMvaWlvL2ltdS9pbnZfaWNtNDI2MDcvaW52X2ljbTQy NjA3LmggYi9kcml2ZXJzL2lpby9pbXUvaW52X2ljbTQyNjA3L2ludl9pY200MjYwNy5oCmluZGV4 IDU2YmIwOWUyYzMwNC4uZjVmMWI1ZmVhMTgzIDEwMDY0NAotLS0gYS9kcml2ZXJzL2lpby9pbXUv aW52X2ljbTQyNjA3L2ludl9pY200MjYwNy5oCisrKyBiL2RyaXZlcnMvaWlvL2ltdS9pbnZfaWNt NDI2MDcvaW52X2ljbTQyNjA3LmgKQEAgLTQ0NCw2ICs0NDQsOSBAQCBpbnQgaW52X2ljbTQyNjA3 X3NldF9hY2NlbF9jb25mKHN0cnVjdCBpbnZfaWNtNDI2MDdfc3RhdGUgKnN0LAogaW50IGludl9p Y200MjYwN19zZXRfdGVtcF9jb25mKHN0cnVjdCBpbnZfaWNtNDI2MDdfc3RhdGUgKnN0LCBib29s IGVuYWJsZSwKIAkJCSAgICAgICB1bnNpZ25lZCBpbnQgKnNsZWVwX21zKTsKIAoraW50IGludl9p Y200MjYwN19lbmFibGVfd29tKHN0cnVjdCBpbnZfaWNtNDI2MDdfc3RhdGUgKnN0KTsKK2ludCBp bnZfaWNtNDI2MDdfZGlzYWJsZV93b20oc3RydWN0IGludl9pY200MjYwN19zdGF0ZSAqc3QpOwor CiBpbnQgaW52X2ljbTQyNjA3X2RlYnVnZnNfcmVnKHN0cnVjdCBpaW9fZGV2ICppbmRpb19kZXYs IHVuc2lnbmVkIGludCByZWcsCiAJCQkgICAgIHVuc2lnbmVkIGludCB3cml0ZXZhbCwgdW5zaWdu ZWQgaW50ICpyZWFkdmFsKTsKIApAQCAtNDU0LDQgKzQ1Nyw4IEBAIHN0cnVjdCBpaW9fZGV2ICpp bnZfaWNtNDI2MDdfYWNjZWxfaW5pdChzdHJ1Y3QgaW52X2ljbTQyNjA3X3N0YXRlICpzdCk7CiAK IGludCBpbnZfaWNtNDI2MDdfYWNjZWxfcGFyc2VfZmlmbyhzdHJ1Y3QgaWlvX2RldiAqaW5kaW9f ZGV2KTsKIAordm9pZCBpbnZfaWNtNDI2MDdfYWNjZWxfaGFuZGxlX2V2ZW50cyhzdHJ1Y3QgaWlv X2RldiAqaW5kaW9fZGV2LAorCQkJCSAgICAgIHVuc2lnbmVkIGludCBzdGF0dXMyLCB1bnNpZ25l ZCBpbnQgc3RhdHVzMywKKwkJCQkgICAgICBzNjQgdGltZXN0YW1wKTsKKwogI2VuZGlmCmRpZmYg LS1naXQgYS9kcml2ZXJzL2lpby9pbXUvaW52X2ljbTQyNjA3L2ludl9pY200MjYwN19hY2NlbC5j IGIvZHJpdmVycy9paW8vaW11L2ludl9pY200MjYwNy9pbnZfaWNtNDI2MDdfYWNjZWwuYwppbmRl eCA1ODc1NGFmMzExMDAuLjJmNjJlN2IxY2ZmNSAxMDA2NDQKLS0tIGEvZHJpdmVycy9paW8vaW11 L2ludl9pY200MjYwNy9pbnZfaWNtNDI2MDdfYWNjZWwuYworKysgYi9kcml2ZXJzL2lpby9pbXUv aW52X2ljbTQyNjA3L2ludl9pY200MjYwN19hY2NlbC5jCkBAIC0xNzQsNiArMTc0LDE2IEBAIHN0 YXRpYyBjb25zdCBzdHJ1Y3QgaWlvX2NoYW5fc3BlY19leHRfaW5mbyBpbnZfaWNtNDI2MDdfYWNj ZWxfZXh0X2luZm9zW10gPSB7CiAJeyB9LAogfTsKIAorLyogV29NIGV2ZW50OiByaXNpbmcgUk9D ICovCitzdGF0aWMgY29uc3Qgc3RydWN0IGlpb19ldmVudF9zcGVjIGludl9pY200MjYwN193b21f ZXZlbnRzW10gPSB7CisJeworCQkudHlwZSA9IElJT19FVl9UWVBFX1JPQywKKwkJLmRpciA9IElJ T19FVl9ESVJfUklTSU5HLAorCQkubWFza19zZXBhcmF0ZSA9IEJJVChJSU9fRVZfSU5GT19FTkFC TEUpIHwKKwkJCQkgQklUKElJT19FVl9JTkZPX1ZBTFVFKSwKKwl9LAorfTsKKwogc3RhdGljIGNv bnN0IHN0cnVjdCBpaW9fY2hhbl9zcGVjIGludl9pY200MjYwN19hY2NlbF9jaGFubmVsc1tdID0g ewogCUlOVl9JQ000MjYwN19BQ0NFTF9DSEFOKElJT19NT0RfWCwgSU5WX0lDTTQyNjA3X0FDQ0VM X1NDQU5fWCwKIAkJCQlpbnZfaWNtNDI2MDdfYWNjZWxfZXh0X2luZm9zKSwKQEAgLTE4Myw2ICsx OTMsOCBAQCBzdGF0aWMgY29uc3Qgc3RydWN0IGlpb19jaGFuX3NwZWMgaW52X2ljbTQyNjA3X2Fj Y2VsX2NoYW5uZWxzW10gPSB7CiAJCQkJaW52X2ljbTQyNjA3X2FjY2VsX2V4dF9pbmZvcyksCiAJ SU5WX0lDTTQyNjA3X1RFTVBfQ0hBTihJTlZfSUNNNDI2MDdfQUNDRUxfU0NBTl9URU1QKSwKIAlJ SU9fQ0hBTl9TT0ZUX1RJTUVTVEFNUChJTlZfSUNNNDI2MDdfQUNDRUxfU0NBTl9USU1FU1RBTVAp LAorCUlOVl9JQ000MjYwN19BQ0NFTF9FVkVOVF9DSEFOKElJT19NT0RfWF9PUl9ZX09SX1osIGlu dl9pY200MjYwN193b21fZXZlbnRzLAorCQkJCSAgICAgIEFSUkFZX1NJWkUoaW52X2ljbTQyNjA3 X3dvbV9ldmVudHMpKSwKIH07CiAKIHN0YXRpYyBjb25zdCBzdHJ1Y3QgaWlvX2V2ZW50X3NwZWMg aW52X2ljbTQyNjA3X21vdGlvbl9ldmVudHNbXSA9IHsKQEAgLTMxNiw2ICszMjgsMTgwIEBAIHN0 YXRpYyBpbnQgaW52X2ljbTQyNjA3X2FjY2VsX3JlYWRfc2Vuc29yKHN0cnVjdCBpaW9fZGV2ICpp bmRpb19kZXYsCiAJcmV0dXJuIHJldDsKIH0KIAorc3RhdGljIHVuc2lnbmVkIGludCBpbnZfaWNt NDI2MDdfYWNjZWxfY29udmVydF9yb2NfdG9fd29tKHU2NCByb2MsCisJCQkJCQkJICBpbnQgYWNj ZWxfaHosIGludCBhY2NlbF91aHopCit7CisJLyogMTAwMC8yNTZtZyBwZXIgTFNCIGNvbnZlcnRl ZCBpbiDCtW0vc8KyICovCisJY29uc3QgdW5zaWduZWQgaW50IGNvbnZlcnQgPSAoOTgwN1UgKiAo TUlDUk8gLyBNSUxMSSkpIC8gMjU2VTsKKwl1NjQgdmFsdWU7CisJdTY0IGZyZXFfdWh6OworCisJ LyogcmV0dXJuIDAgb25seSBpZiByb2MgaXMgMCAqLworCWlmIChyb2MgPT0gMCkKKwkJcmV0dXJu IDA7CisKKwlmcmVxX3VoeiA9ICh1NjQpYWNjZWxfaHogKiBNSUNSTyArICh1NjQpYWNjZWxfdWh6 OworCXZhbHVlID0gZGl2NjRfdTY0KHJvYyAqIE1JQ1JPLCBmcmVxX3VoeiAqICh1NjQpY29udmVy dCk7CisKKwkvKiBsaW1pdCB2YWx1ZSB0byA4IGJpdHMgYW5kIHByZXZlbnQgMCAqLworCXJldHVy biBjbGFtcCh2YWx1ZSwgMSwgMjU1KTsKK30KKworc3RhdGljIHU2NCBpbnZfaWNtNDI2MDdfYWNj ZWxfY29udmVydF93b21fdG9fcm9jKHVuc2lnbmVkIGludCB0aHJlc2hvbGQsCisJCQkJCQkgaW50 IGFjY2VsX2h6LCBpbnQgYWNjZWxfdWh6KQoreworCS8qIDEwMDAvMjU2bWcgcGVyIExTQiBjb252 ZXJ0ZWQgaW4gwrVtL3PCsiAqLworCWNvbnN0IHVuc2lnbmVkIGludCBjb252ZXJ0ID0gKDk4MDdV ICogKE1JQ1JPIC8gTUlMTEkpKSAvIDI1NlU7CisJdTY0IHZhbHVlOworCXU2NCBmcmVxX3VoejsK KworCXZhbHVlID0gdGhyZXNob2xkICogY29udmVydDsKKwlmcmVxX3VoeiA9ICh1NjQpYWNjZWxf aHogKiBNSUNSTyArICh1NjQpYWNjZWxfdWh6OworCisJLyogY29tcHV0ZSB0aGUgZGlmZmVyZW50 aWFsIGJ5IG11bHRpcGx5aW5nIGJ5IHRoZSBmcmVxdWVuY3kgKi8KKwlyZXR1cm4gZGl2X3U2NCh2 YWx1ZSAqIGZyZXFfdWh6LCBNSUNSTyk7Cit9CisKK3N0YXRpYyBpbnQgaW52X2ljbTQyNjA3X2Fj Y2VsX3NldF93b21fdGhyZXNob2xkKHN0cnVjdCBpbnZfaWNtNDI2MDdfc3RhdGUgKnN0LAorCQkJ CQkJdTY0IHZhbHVlLAorCQkJCQkJaW50IGFjY2VsX2h6LCBpbnQgYWNjZWxfdWh6KQoreworCXVu c2lnbmVkIGludCB0aHJlc2hvbGQ7CisJaW50IHJldDsKKworCS8qIGNvbnZlcnQgcm9jIHRvIHdv bSB0aHJlc2hvbGQgYW5kIGNvbnZlcnQgYmFjayB0byBoYW5kbGUgY2xpcHBpbmcgKi8KKwl0aHJl c2hvbGQgPSBpbnZfaWNtNDI2MDdfYWNjZWxfY29udmVydF9yb2NfdG9fd29tKHZhbHVlLCBhY2Nl bF9oeiwgYWNjZWxfdWh6KTsKKwl2YWx1ZSA9IGludl9pY200MjYwN19hY2NlbF9jb252ZXJ0X3dv bV90b19yb2ModGhyZXNob2xkLCBhY2NlbF9oeiwgYWNjZWxfdWh6KTsKKworCWRldl9kYmcocmVn bWFwX2dldF9kZXZpY2Uoc3QtPm1hcCksICJ3b21fdGhyZXNob2xkOiAweCV4XG4iLCB0aHJlc2hv bGQpOworCisJLyogc2V0IGFjY2VsIFdvTSB0aHJlc2hvbGQgZm9yIHRoZSAzIGF4ZXMgKi8KKwlz dC0+YnVmZmVyWzBdID0gdGhyZXNob2xkOworCXN0LT5idWZmZXJbMV0gPSB0aHJlc2hvbGQ7CisJ c3QtPmJ1ZmZlclsyXSA9IHRocmVzaG9sZDsKKwlyZXQgPSByZWdtYXBfYnVsa193cml0ZShzdC0+ bWFwLCBJTlZfSUNNNDI2MDdfUkVHX0FDQ0VMX1dPTV9YX1RIUiwgc3QtPmJ1ZmZlciwgMyk7CisJ aWYgKHJldCkKKwkJcmV0dXJuIHJldDsKKworCXN0LT5hcGV4LndvbS52YWx1ZSA9IHZhbHVlOwor CisJcmV0dXJuIDA7Cit9CisKK3N0YXRpYyBpbnQgX2ludl9pY200MjYwN19hY2NlbF9lbmFibGVf d29tKHN0cnVjdCBpaW9fZGV2ICppbmRpb19kZXYpCit7CisJc3RydWN0IGludl9pY200MjYwN19z dGF0ZSAqc3QgPSBpaW9fZGV2aWNlX2dldF9kcnZkYXRhKGluZGlvX2Rldik7CisJc3RydWN0IGlu dl9pY200MjYwN19zZW5zb3Jfc3RhdGUgKmFjY2VsX3N0ID0gaWlvX3ByaXYoaW5kaW9fZGV2KTsK KwlzdHJ1Y3QgaW52X2ljbTQyNjA3X3NlbnNvcl9jb25mIGNvbmYgPSBJTlZfSUNNNDI2MDdfU0VO U09SX0NPTkZfSU5JVDsKKwl1bnNpZ25lZCBpbnQgc2xlZXBfbXMgPSAwOworCWludCByZXQ7CisK KwlzY29wZWRfZ3VhcmQobXV0ZXgsICZzdC0+bG9jaykgeworCQkvKiB0dXJuIG9uIGFjY2VsIHNl bnNvciAqLworCQljb25mLm1vZGUgPSBhY2NlbF9zdC0+cG93ZXJfbW9kZTsKKwkJY29uZi5maWx0 ZXIgPSBhY2NlbF9zdC0+ZmlsdGVyOworCQlyZXQgPSBpbnZfaWNtNDI2MDdfc2V0X2FjY2VsX2Nv bmYoc3QsICZjb25mLCAmc2xlZXBfbXMpOworCQlpZiAocmV0KQorCQkJcmV0dXJuIHJldDsKKwl9 CisKKwlpZiAoc2xlZXBfbXMpCisJCW1zbGVlcChzbGVlcF9tcyk7CisKKwlzY29wZWRfZ3VhcmQo bXV0ZXgsICZzdC0+bG9jaykgeworCQlyZXQgPSBpbnZfaWNtNDI2MDdfZW5hYmxlX3dvbShzdCk7 CisJCWlmIChyZXQpCisJCQlyZXR1cm4gcmV0OworCQlzdC0+YXBleC5vbisrOworCQlzdC0+YXBl eC53b20uZW5hYmxlID0gdHJ1ZTsKKwl9CisKKwlyZXR1cm4gMDsKK30KKworc3RhdGljIGludCBp bnZfaWNtNDI2MDdfYWNjZWxfZW5hYmxlX3dvbShzdHJ1Y3QgaWlvX2RldiAqaW5kaW9fZGV2KQor eworCXN0cnVjdCBpbnZfaWNtNDI2MDdfc3RhdGUgKnN0ID0gaWlvX2RldmljZV9nZXRfZHJ2ZGF0 YShpbmRpb19kZXYpOworCXN0cnVjdCBkZXZpY2UgKnBkZXYgPSByZWdtYXBfZ2V0X2RldmljZShz dC0+bWFwKTsKKwlpbnQgcmV0OworCisJcmV0ID0gcG1fcnVudGltZV9yZXN1bWVfYW5kX2dldChw ZGV2KTsKKwlpZiAocmV0KQorCQlyZXR1cm4gcmV0OworCisJcmV0ID0gX2ludl9pY200MjYwN19h Y2NlbF9lbmFibGVfd29tKGluZGlvX2Rldik7CisJaWYgKHJldCkgeworCQlwbV9ydW50aW1lX21h cmtfbGFzdF9idXN5KHBkZXYpOworCQlwbV9ydW50aW1lX3B1dF9hdXRvc3VzcGVuZChwZGV2KTsK KwkJcmV0dXJuIHJldDsKKwl9CisKKwlyZXR1cm4gMDsKK30KKworc3RhdGljIGludCBfaW52X2lj bTQyNjA3X2FjY2VsX2Rpc2FibGVfd29tKHN0cnVjdCBpaW9fZGV2ICppbmRpb19kZXYpCit7CisJ c3RydWN0IGludl9pY200MjYwN19zdGF0ZSAqc3QgPSBpaW9fZGV2aWNlX2dldF9kcnZkYXRhKGlu ZGlvX2Rldik7CisJc3RydWN0IGludl9pY200MjYwN19zZW5zb3JfY29uZiBjb25mID0gSU5WX0lD TTQyNjA3X1NFTlNPUl9DT05GX0lOSVQ7CisJdW5zaWduZWQgaW50IHNsZWVwX21zID0gMDsKKwlp bnQgcmV0OworCisJc2NvcGVkX2d1YXJkKG11dGV4LCAmc3QtPmxvY2spIHsKKwkJLyoKKwkJICog Q29uc2lkZXIgdGhhdCB0dXJuaW5nIG9mZiBXb00gaXMgYWx3YXlzIHdvcmtpbmcgdG8gYXZvaWQK KwkJICogYmxvY2tpbmcgdGhlIGNoaXAgaW4gb24gbW9kZSBhbmQgcHJldmVudCBnb2luZyBiYWNr IHRvIHNsZWVwLgorCQkgKiBJZiB0aGVyZSBpcyBhbiBlcnJvciwgdGhlIGNoaXAgd2lsbCBhbnl3 YXkgZ28gYmFjayB0byBzbGVlcAorCQkgKiBhbmQgdGhlIGZlYXR1cmUgd2lsbCBub3Qgd29yayBh bnltb3JlLgorCQkgKi8KKwkJc3QtPmFwZXgud29tLmVuYWJsZSA9IGZhbHNlOworCQlzdC0+YXBl eC5vbi0tOworCQlyZXQgPSBpbnZfaWNtNDI2MDdfZGlzYWJsZV93b20oc3QpOworCQlpZiAocmV0 KQorCQkJcmV0dXJuIHJldDsKKwkJLyogdHVybiBvZmYgYWNjZWwgc2Vuc29yIGlmIG5vdCB1c2Vk ICovCisJCWlmICghc3QtPmFwZXgub24gJiYgIWlpb19idWZmZXJfZW5hYmxlZChpbmRpb19kZXYp KSB7CisJCQljb25mLm1vZGUgPSBJTlZfSUNNNDI2MDdfU0VOU09SX01PREVfT0ZGOworCQkJcmV0 ID0gaW52X2ljbTQyNjA3X3NldF9hY2NlbF9jb25mKHN0LCAmY29uZiwgJnNsZWVwX21zKTsKKwkJ CWlmIChyZXQpCisJCQkJcmV0dXJuIHJldDsKKwkJfQorCX0KKworCWlmIChzbGVlcF9tcykKKwkJ bXNsZWVwKHNsZWVwX21zKTsKKworCXJldHVybiAwOworfQorCitzdGF0aWMgaW50IGludl9pY200 MjYwN19hY2NlbF9kaXNhYmxlX3dvbShzdHJ1Y3QgaWlvX2RldiAqaW5kaW9fZGV2KQoreworCXN0 cnVjdCBpbnZfaWNtNDI2MDdfc3RhdGUgKnN0ID0gaWlvX2RldmljZV9nZXRfZHJ2ZGF0YShpbmRp b19kZXYpOworCXN0cnVjdCBkZXZpY2UgKnBkZXYgPSByZWdtYXBfZ2V0X2RldmljZShzdC0+bWFw KTsKKwlpbnQgcmV0OworCisJcmV0ID0gX2ludl9pY200MjYwN19hY2NlbF9kaXNhYmxlX3dvbShp bmRpb19kZXYpOworCisJcG1fcnVudGltZV9tYXJrX2xhc3RfYnVzeShwZGV2KTsKKwlwbV9ydW50 aW1lX3B1dF9hdXRvc3VzcGVuZChwZGV2KTsKKworCXJldHVybiByZXQ7Cit9CisKK3ZvaWQgaW52 X2ljbTQyNjA3X2FjY2VsX2hhbmRsZV9ldmVudHMoc3RydWN0IGlpb19kZXYgKmluZGlvX2RldiwK KwkJCQkgICAgICB1bnNpZ25lZCBpbnQgc3RhdHVzMiwgdW5zaWduZWQgaW50IHN0YXR1czMsCisJ CQkJICAgICAgczY0IHRpbWVzdGFtcCkKK3sKKwlzdHJ1Y3QgaW52X2ljbTQyNjA3X3N0YXRlICpz dCA9IGlpb19kZXZpY2VfZ2V0X2RydmRhdGEoaW5kaW9fZGV2KTsKKwl1NjQgZXZfY29kZTsKKwor CS8qIGhhbmRsZSBXb00gZXZlbnQgKi8KKwlpZiAoc3QtPmFwZXgud29tLmVuYWJsZSAmJiAoc3Rh dHVzMiAmIElOVl9JQ000MjYwN19JTlRfU1RBVFVTMl9XT01fSU5UKSkgeworCQlldl9jb2RlID0g SUlPX01PRF9FVkVOVF9DT0RFKElJT19BQ0NFTCwgMCwgSUlPX01PRF9YX09SX1lfT1JfWiwKKwkJ CQkJICAgICBJSU9fRVZfVFlQRV9ST0MsIElJT19FVl9ESVJfUklTSU5HKTsKKwkJaWlvX3B1c2hf ZXZlbnQoaW5kaW9fZGV2LCBldl9jb2RlLCB0aW1lc3RhbXApOworCX0KK30KKwogLyogSUlPIGZv cm1hdCBpbnQgKyBuYW5vICovCiBzdGF0aWMgY29uc3QgaW50IGludl9pY200MjYwN19hY2NlbF9z Y2FsZVtdID0gewogCS8qICsvLSAxNkcgPT4gMC4wMDQ3ODg0MDMgbS9zLTIgKi8KQEAgLTQ3MSw2 ICs2NTcsOSBAQCBzdGF0aWMgaW50IGludl9pY200MjYwN19hY2NlbF93cml0ZV9vZHIoc3RydWN0 IGlpb19kZXYgKmluZGlvX2RldiwKIAkJcmV0dXJuIHJldDsKIAogCXJldCA9IGludl9pY200MjYw N19zZXRfYWNjZWxfY29uZihzdCwgJmNvbmYsIE5VTEwpOworCWlmIChyZXQpCisJCXJldHVybiBy ZXQ7CisJcmV0ID0gaW52X2ljbTQyNjA3X2FjY2VsX3NldF93b21fdGhyZXNob2xkKHN0LCBzdC0+ YXBleC53b20udmFsdWUsIHZhbCwgdmFsMik7CiAJaWYgKHJldCkKIAkJcmV0dXJuIHJldDsKIApA QCAtNjE2LDYgKzgwNSwxMTYgQEAgc3RhdGljIGludCBpbnZfaWNtNDI2MDdfYWNjZWxfaHdmaWZv X2ZsdXNoKHN0cnVjdCBpaW9fZGV2ICppbmRpb19kZXYsCiAJcmV0dXJuIHN0LT5maWZvLm5iLmFj Y2VsOwogfQogCitzdGF0aWMgaW50IGludl9pY200MjYwN19hY2NlbF9yZWFkX2V2ZW50X2NvbmZp ZyhzdHJ1Y3QgaWlvX2RldiAqaW5kaW9fZGV2LAorCQkJCQkJY29uc3Qgc3RydWN0IGlpb19jaGFu X3NwZWMgKmNoYW4sCisJCQkJCQllbnVtIGlpb19ldmVudF90eXBlIHR5cGUsCisJCQkJCQllbnVt IGlpb19ldmVudF9kaXJlY3Rpb24gZGlyKQoreworCXN0cnVjdCBpbnZfaWNtNDI2MDdfc3RhdGUg KnN0ID0gaWlvX2RldmljZV9nZXRfZHJ2ZGF0YShpbmRpb19kZXYpOworCisJLyogaGFuZGxlIG9u bHkgV29NIChyb2MgcmlzaW5nKSBldmVudCAqLworCWlmICh0eXBlICE9IElJT19FVl9UWVBFX1JP QyB8fCBkaXIgIT0gSUlPX0VWX0RJUl9SSVNJTkcpCisJCXJldHVybiAtRUlOVkFMOworCisJZ3Vh cmQobXV0ZXgpKCZzdC0+bG9jayk7CisKKwlyZXR1cm4gc3QtPmFwZXgud29tLmVuYWJsZSA/IDEg OiAwOworfQorCitzdGF0aWMgaW50IGludl9pY200MjYwN19hY2NlbF93cml0ZV9ldmVudF9jb25m aWcoc3RydWN0IGlpb19kZXYgKmluZGlvX2RldiwKKwkJCQkJCSBjb25zdCBzdHJ1Y3QgaWlvX2No YW5fc3BlYyAqY2hhbiwKKwkJCQkJCSBlbnVtIGlpb19ldmVudF90eXBlIHR5cGUsCisJCQkJCQkg ZW51bSBpaW9fZXZlbnRfZGlyZWN0aW9uIGRpciwKKwkJCQkJCSBib29sIHN0YXRlKQoreworCXN0 cnVjdCBpbnZfaWNtNDI2MDdfc3RhdGUgKnN0ID0gaWlvX2RldmljZV9nZXRfZHJ2ZGF0YShpbmRp b19kZXYpOworCisJLyogaGFuZGxlIG9ubHkgV29NIChyb2MgcmlzaW5nKSBldmVudCAqLworCWlm ICh0eXBlICE9IElJT19FVl9UWVBFX1JPQyB8fCBkaXIgIT0gSUlPX0VWX0RJUl9SSVNJTkcpCisJ CXJldHVybiAtRUlOVkFMOworCisJc2NvcGVkX2d1YXJkKG11dGV4LCAmc3QtPmxvY2spIHsKKwkJ aWYgKHN0LT5hcGV4LndvbS5lbmFibGUgPT0gc3RhdGUpCisJCQlyZXR1cm4gMDsKKwl9CisKKwlp ZiAoc3RhdGUpCisJCXJldHVybiBpbnZfaWNtNDI2MDdfYWNjZWxfZW5hYmxlX3dvbShpbmRpb19k ZXYpOworCisJcmV0dXJuIGludl9pY200MjYwN19hY2NlbF9kaXNhYmxlX3dvbShpbmRpb19kZXYp OworfQorCitzdGF0aWMgaW50IGludl9pY200MjYwN19hY2NlbF9yZWFkX2V2ZW50X3ZhbHVlKHN0 cnVjdCBpaW9fZGV2ICppbmRpb19kZXYsCisJCQkJCSAgICAgICBjb25zdCBzdHJ1Y3QgaWlvX2No YW5fc3BlYyAqY2hhbiwKKwkJCQkJICAgICAgIGVudW0gaWlvX2V2ZW50X3R5cGUgdHlwZSwKKwkJ CQkJICAgICAgIGVudW0gaWlvX2V2ZW50X2RpcmVjdGlvbiBkaXIsCisJCQkJCSAgICAgICBlbnVt IGlpb19ldmVudF9pbmZvIGluZm8sCisJCQkJCSAgICAgICBpbnQgKnZhbCwgaW50ICp2YWwyKQor eworCXN0cnVjdCBpbnZfaWNtNDI2MDdfc3RhdGUgKnN0ID0gaWlvX2RldmljZV9nZXRfZHJ2ZGF0 YShpbmRpb19kZXYpOworCXUzMiByZW07CisKKwkvKiBoYW5kbGUgb25seSBXb00gKHJvYyByaXNp bmcpIGV2ZW50IHZhbHVlICovCisJaWYgKHR5cGUgIT0gSUlPX0VWX1RZUEVfUk9DIHx8IGRpciAh PSBJSU9fRVZfRElSX1JJU0lORykKKwkJcmV0dXJuIC1FSU5WQUw7CisKKwlndWFyZChtdXRleCko JnN0LT5sb2NrKTsKKworCS8qIHJldHVybiB2YWx1ZSBpbiBtaWNybyAqLworCSp2YWwgPSBkaXZf dTY0X3JlbShzdC0+YXBleC53b20udmFsdWUsIE1JQ1JPLCAmcmVtKTsKKwkqdmFsMiA9IHJlbTsK KwlyZXR1cm4gSUlPX1ZBTF9JTlRfUExVU19NSUNSTzsKK30KKworc3RhdGljIGludCBfaW52X2lj bTQyNjA3X2FjY2VsX3dvbV92YWx1ZShzdHJ1Y3QgaW52X2ljbTQyNjA3X3N0YXRlICpzdCwKKwkJ CQkJIGludCB2YWwsIGludCB2YWwyKQoreworCXU2NCB2YWx1ZTsKKwl1bnNpZ25lZCBpbnQgYWNj ZWxfaHosIGFjY2VsX3VoejsKKwlpbnQgcmV0OworCisJZ3VhcmQobXV0ZXgpKCZzdC0+bG9jayk7 CisKKwlyZXQgPSBpbnZfaWNtNDI2MDdfYWNjZWxfcmVhZF9vZHIoc3QsICZhY2NlbF9oeiwgJmFj Y2VsX3Voeik7CisJaWYgKHJldCA8IDApCisJCXJldHVybiByZXQ7CisKKwl2YWx1ZSA9ICh1NjQp dmFsICogTUlDUk8gKyAodTY0KXZhbDI7CisKKwlyZXR1cm4gaW52X2ljbTQyNjA3X2FjY2VsX3Nl dF93b21fdGhyZXNob2xkKHN0LCB2YWx1ZSwKKwkJCQkJCSAgICBhY2NlbF9oeiwgYWNjZWxfdWh6 KTsKK30KKworc3RhdGljIGludCBpbnZfaWNtNDI2MDdfYWNjZWxfd3JpdGVfZXZlbnRfdmFsdWUo c3RydWN0IGlpb19kZXYgKmluZGlvX2RldiwKKwkJCQkJCWNvbnN0IHN0cnVjdCBpaW9fY2hhbl9z cGVjICpjaGFuLAorCQkJCQkJZW51bSBpaW9fZXZlbnRfdHlwZSB0eXBlLAorCQkJCQkJZW51bSBp aW9fZXZlbnRfZGlyZWN0aW9uIGRpciwKKwkJCQkJCWVudW0gaWlvX2V2ZW50X2luZm8gaW5mbywK KwkJCQkJCWludCB2YWwsIGludCB2YWwyKQoreworCXN0cnVjdCBpbnZfaWNtNDI2MDdfc3RhdGUg KnN0ID0gaWlvX2RldmljZV9nZXRfZHJ2ZGF0YShpbmRpb19kZXYpOworCXN0cnVjdCBkZXZpY2Ug KmRldiA9IHJlZ21hcF9nZXRfZGV2aWNlKHN0LT5tYXApOworCWludCByZXQ7CisKKwkvKiBoYW5k bGUgb25seSBXb00gKHJvYyByaXNpbmcpIGV2ZW50IHZhbHVlICovCisJaWYgKHR5cGUgIT0gSUlP X0VWX1RZUEVfUk9DIHx8IGRpciAhPSBJSU9fRVZfRElSX1JJU0lORykKKwkJcmV0dXJuIC1FSU5W QUw7CisKKwlpZiAodmFsIDwgMCB8fCB2YWwyIDwgMCkKKwkJcmV0dXJuIC1FSU5WQUw7CisKKwly ZXQgPSBwbV9ydW50aW1lX3Jlc3VtZV9hbmRfZ2V0KGRldik7CisJaWYgKHJldCkKKwkJcmV0dXJu IHJldDsKKworCXJldCA9IF9pbnZfaWNtNDI2MDdfYWNjZWxfd29tX3ZhbHVlKHN0LCB2YWwsIHZh bDIpOworCisJcG1fcnVudGltZV9tYXJrX2xhc3RfYnVzeShkZXYpOworCXBtX3J1bnRpbWVfcHV0 X2F1dG9zdXNwZW5kKGRldik7CisKKwlyZXR1cm4gcmV0OworfQorCiBzdGF0aWMgY29uc3Qgc3Ry dWN0IGlpb19pbmZvIGludl9pY200MjYwN19hY2NlbF9pbmZvID0gewogCS5yZWFkX3JhdyA9IGlu dl9pY200MjYwN19hY2NlbF9yZWFkX3JhdywKIAkud3JpdGVfcmF3ID0gaW52X2ljbTQyNjA3X2Fj Y2VsX3dyaXRlX3JhdywKQEAgLTYyNCw2ICs5MjMsMTAgQEAgc3RhdGljIGNvbnN0IHN0cnVjdCBp aW9faW5mbyBpbnZfaWNtNDI2MDdfYWNjZWxfaW5mbyA9IHsKIAkudXBkYXRlX3NjYW5fbW9kZSA9 IGludl9pY200MjYwN19hY2NlbF91cGRhdGVfc2Nhbl9tb2RlLAogCS5od2ZpZm9fc2V0X3dhdGVy bWFyayA9IGludl9pY200MjYwN19hY2NlbF9od2ZpZm9fc2V0X3dhdGVybWFyaywKIAkuaHdmaWZv X2ZsdXNoX3RvX2J1ZmZlciA9IGludl9pY200MjYwN19hY2NlbF9od2ZpZm9fZmx1c2gsCisJLnJl YWRfZXZlbnRfY29uZmlnID0gaW52X2ljbTQyNjA3X2FjY2VsX3JlYWRfZXZlbnRfY29uZmlnLAor CS53cml0ZV9ldmVudF9jb25maWcgPSBpbnZfaWNtNDI2MDdfYWNjZWxfd3JpdGVfZXZlbnRfY29u ZmlnLAorCS5yZWFkX2V2ZW50X3ZhbHVlID0gaW52X2ljbTQyNjA3X2FjY2VsX3JlYWRfZXZlbnRf dmFsdWUsCisJLndyaXRlX2V2ZW50X3ZhbHVlID0gaW52X2ljbTQyNjA3X2FjY2VsX3dyaXRlX2V2 ZW50X3ZhbHVlLAogfTsKIAogc3RydWN0IGlpb19kZXYgKmludl9pY200MjYwN19hY2NlbF9pbml0 KHN0cnVjdCBpbnZfaWNtNDI2MDdfc3RhdGUgKnN0KQpkaWZmIC0tZ2l0IGEvZHJpdmVycy9paW8v aW11L2ludl9pY200MjYwNy9pbnZfaWNtNDI2MDdfY29yZS5jIGIvZHJpdmVycy9paW8vaW11L2lu dl9pY200MjYwNy9pbnZfaWNtNDI2MDdfY29yZS5jCmluZGV4IDYyYTEzNzFiMGM0YS4uNGFjM2Fm NTJjMWI4IDEwMDY0NAotLS0gYS9kcml2ZXJzL2lpby9pbXUvaW52X2ljbTQyNjA3L2ludl9pY200 MjYwN19jb3JlLmMKKysrIGIvZHJpdmVycy9paW8vaW11L2ludl9pY200MjYwNy9pbnZfaWNtNDI2 MDdfY29yZS5jCkBAIC0yMzYsNiArMjM2LDM5IEBAIGludCBpbnZfaWNtNDI2MDdfc2V0X3RlbXBf Y29uZihzdHJ1Y3QgaW52X2ljbTQyNjA3X3N0YXRlICpzdCwgYm9vbCBlbmFibGUsCiAJCQkJCSAg c2xlZXBfbXMpOwogfQogCitpbnQgaW52X2ljbTQyNjA3X2VuYWJsZV93b20oc3RydWN0IGludl9p Y200MjYwN19zdGF0ZSAqc3QpCit7CisJaW50IHJldDsKKworCS8qIGVuYWJsZSBXb00gaGFyZHdh cmUgKi8KKwlyZXQgPSByZWdtYXBfd3JpdGUoc3QtPm1hcCwgSU5WX0lDTTQyNjA3X1JFR19XT01f Q09ORklHLAorCQkJICAgSU5WX0lDTTQyNjA3X1dPTV9DT05GSUdfSU5UX0RVUigxKSB8CisJCQkg ICBJTlZfSUNNNDI2MDdfV09NX0NPTkZJR19NT0RFIHwKKwkJCSAgIElOVl9JQ000MjYwN19XT01f Q09ORklHX0VOKTsKKwlpZiAocmV0KQorCQlyZXR1cm4gcmV0OworCisJLyogZW5hYmxlIFdvTSBp bnRlcnJ1cHQgKi8KKwlyZXR1cm4gcmVnbWFwX3NldF9iaXRzKHN0LT5tYXAsIElOVl9JQ000MjYw N19SRUdfSU5UX1NPVVJDRTEsCisJCQkgICAgICAgSU5WX0lDTTQyNjA3X0lOVF9TT1VSQ0UxX1dP TV9JTlQxX0VOKTsKK30KKworaW50IGludl9pY200MjYwN19kaXNhYmxlX3dvbShzdHJ1Y3QgaW52 X2ljbTQyNjA3X3N0YXRlICpzdCkKK3sKKwlpbnQgcmV0OworCisJLyogZGlzYWJsZSBXb00gaW50 ZXJydXB0ICovCisJcmV0ID0gcmVnbWFwX2NsZWFyX2JpdHMoc3QtPm1hcCwgSU5WX0lDTTQyNjA3 X1JFR19JTlRfU09VUkNFMSwKKwkJCQlJTlZfSUNNNDI2MDdfSU5UX1NPVVJDRTFfV09NX0lOVDFf RU4pOworCWlmIChyZXQpCisJCXJldHVybiByZXQ7CisKKwkvKiBkaXNhYmxlIFdvTSBoYXJkd2Fy ZSAqLworCXJldHVybiByZWdtYXBfY2xlYXJfYml0cyhzdC0+bWFwLCBJTlZfSUNNNDI2MDdfUkVH X1dPTV9DT05GSUcsCisJCQkJIElOVl9JQ000MjYwN19XT01fQ09ORklHX0VOKTsKK30KKworCiBp bnQgaW52X2ljbTQyNjA3X2RlYnVnZnNfcmVnKHN0cnVjdCBpaW9fZGV2ICppbmRpb19kZXYsIHVu c2lnbmVkIGludCByZWcsCiAJCQkgICAgIHVuc2lnbmVkIGludCB3cml0ZXZhbCwgdW5zaWduZWQg aW50ICpyZWFkdmFsKQogewpAQCAtMzUzLDYgKzM4NiwxMTAgQEAgc3RhdGljIGludCBpbnZfaWNt NDI2MDdfc2V0dXAoc3RydWN0IGludl9pY200MjYwN19zdGF0ZSAqc3QsCiAJcmV0dXJuIGludl9p Y200MjYwN19zZXRfY29uZihzdCwgaHctPmNvbmYpOwogfQogCitzdGF0aWMgaXJxcmV0dXJuX3Qg aW52X2ljbTQyNjA3X2lycV90aW1lc3RhbXAoaW50IGlycSwgdm9pZCAqX2RhdGEpCit7CisJc3Ry dWN0IGludl9pY200MjYwN19zdGF0ZSAqc3QgPSBfZGF0YTsKKworCXN0LT50aW1lc3RhbXAuZ3ly byA9IGlpb19nZXRfdGltZV9ucyhzdC0+aW5kaW9fZ3lybyk7CisJc3QtPnRpbWVzdGFtcC5hY2Nl bCA9IGlpb19nZXRfdGltZV9ucyhzdC0+aW5kaW9fYWNjZWwpOworCisJcmV0dXJuIElSUV9XQUtF X1RIUkVBRDsKK30KKworc3RhdGljIGlycXJldHVybl90IGludl9pY200MjYwN19pcnFfaGFuZGxl cihpbnQgaXJxLCB2b2lkICpfZGF0YSkKK3sKKwlzdHJ1Y3QgaW52X2ljbTQyNjA3X3N0YXRlICpz dCA9IF9kYXRhOworCXN0cnVjdCBkZXZpY2UgKmRldiA9IHJlZ21hcF9nZXRfZGV2aWNlKHN0LT5t YXApOworCXVuc2lnbmVkIGludCBzdGF0dXM7CisJaW50IHJldDsKKworCW11dGV4X2xvY2soJnN0 LT5sb2NrKTsKKworCWlmIChzdC0+YXBleC5vbikgeworCQl1bnNpZ25lZCBpbnQgc3RhdHVzMiwg c3RhdHVzMzsKKworCQkvKiByZWFkIElOVF9TVEFUVVMyIGFuZCBJTlRfU1RBVFVTMyBpbiAxIG9w ZXJhdGlvbiAqLworCQlyZXQgPSByZWdtYXBfYnVsa19yZWFkKHN0LT5tYXAsIElOVl9JQ000MjYw N19SRUdfSU5UX1NUQVRVUzIsIHN0LT5idWZmZXIsIDIpOworCQlpZiAocmV0KQorCQkJZ290byBv dXRfdW5sb2NrOworCQlzdGF0dXMyID0gc3QtPmJ1ZmZlclswXTsKKwkJc3RhdHVzMyA9IHN0LT5i dWZmZXJbMV07CisJCWludl9pY200MjYwN19hY2NlbF9oYW5kbGVfZXZlbnRzKHN0LT5pbmRpb19h Y2NlbCwgc3RhdHVzMiwgc3RhdHVzMywKKwkJCQkJCSBzdC0+dGltZXN0YW1wLmFjY2VsKTsKKwl9 CisKKwlyZXQgPSByZWdtYXBfcmVhZChzdC0+bWFwLCBJTlZfSUNNNDI2MDdfUkVHX0lOVF9TVEFU VVMsICZzdGF0dXMpOworCWlmIChyZXQpCisJCWdvdG8gb3V0X3VubG9jazsKKworCWlmIChzdGF0 dXMgJiBJTlZfSUNNNDI2MDdfSU5UX1NUQVRVU19GSUZPX0ZVTEwpCisJCWRldl93YXJuKGRldiwg IkZJRk8gZnVsbCBkYXRhIGxvc3QhXG4iKTsKKworCWlmIChzdGF0dXMgJiBJTlZfSUNNNDI2MDdf SU5UX1NUQVRVU19GSUZPX1RIUykgeworCQlyZXQgPSBpbnZfaWNtNDI2MDdfYnVmZmVyX2ZpZm9f cmVhZChzdCwgMCk7CisJCWlmIChyZXQpIHsKKwkJCWRldl9lcnIoZGV2LCAiRklGTyByZWFkIGVy cm9yICVkXG4iLCByZXQpOworCQkJZ290byBvdXRfdW5sb2NrOworCQl9CisJCXJldCA9IGludl9p Y200MjYwN19idWZmZXJfZmlmb19wYXJzZShzdCk7CisJCWlmIChyZXQpCisJCQlkZXZfZXJyKGRl diwgIkZJRk8gcGFyc2luZyBlcnJvciAlZFxuIiwgcmV0KTsKKwl9CisKK291dF91bmxvY2s6CisJ bXV0ZXhfdW5sb2NrKCZzdC0+bG9jayk7CisJcmV0dXJuIElSUV9IQU5ETEVEOworfQorCisvKioK KyAqIGludl9pY200MjYwN19pcnFfaW5pdCgpIC0gaW5pdGlhbGl6ZSBpbnQgcGluIGFuZCBpbnRl cnJ1cHQgaGFuZGxlcgorICogQHN0OgkJZHJpdmVyIGludGVybmFsIHN0YXRlCisgKiBAaXJxOglp cnEgbnVtYmVyCisgKiBAaXJxX3R5cGU6CWlycSB0cmlnZ2VyIHR5cGUKKyAqIEBvcGVuX2RyYWlu Ogl0cnVlIGlmIGlycSBpcyBvcGVuIGRyYWluLCBmYWxzZSBmb3IgcHVzaC1wdWxsCisgKgorICog UmV0dXJucyAwIG9uIHN1Y2Nlc3MsIGEgbmVnYXRpdmUgZXJyb3IgY29kZSBvdGhlcndpc2UuCisg Ki8KK3N0YXRpYyBpbnQgaW52X2ljbTQyNjA3X2lycV9pbml0KHN0cnVjdCBpbnZfaWNtNDI2MDdf c3RhdGUgKnN0LCBpbnQgaXJxLAorCQkJCWludCBpcnFfdHlwZSwgYm9vbCBvcGVuX2RyYWluKQor eworCXN0cnVjdCBkZXZpY2UgKmRldiA9IHJlZ21hcF9nZXRfZGV2aWNlKHN0LT5tYXApOworCXVu c2lnbmVkIGludCB2YWwgPSAwOworCWludCByZXQ7CisKKwlzd2l0Y2ggKGlycV90eXBlKSB7CisJ Y2FzZSBJUlFGX1RSSUdHRVJfUklTSU5HOgorCWNhc2UgSVJRRl9UUklHR0VSX0hJR0g6CisJCXZh bCA9IElOVl9JQ000MjYwN19JTlRfQ09ORklHX0lOVDFfQUNUSVZFX0hJR0g7CisJCWJyZWFrOwor CWRlZmF1bHQ6CisJCXZhbCA9IElOVl9JQ000MjYwN19JTlRfQ09ORklHX0lOVDFfQUNUSVZFX0xP VzsKKwkJYnJlYWs7CisJfQorCisJc3dpdGNoIChpcnFfdHlwZSkgeworCWNhc2UgSVJRRl9UUklH R0VSX0xPVzoKKwljYXNlIElSUUZfVFJJR0dFUl9ISUdIOgorCQl2YWwgfD0gSU5WX0lDTTQyNjA3 X0lOVF9DT05GSUdfSU5UMV9MQVRDSEVEOworCQlicmVhazsKKwlkZWZhdWx0OgorCQlicmVhazsK Kwl9CisKKwlpZiAoIW9wZW5fZHJhaW4pCisJCXZhbCB8PSBJTlZfSUNNNDI2MDdfSU5UX0NPTkZJ R19JTlQxX1BVU0hfUFVMTDsKKworCXJldCA9IHJlZ21hcF93cml0ZShzdC0+bWFwLCBJTlZfSUNN NDI2MDdfUkVHX0lOVF9DT05GSUcsIHZhbCk7CisJaWYgKHJldCkKKwkJcmV0dXJuIHJldDsKKwor CWlycV90eXBlIHw9IElSUUZfT05FU0hPVDsKKwlyZXR1cm4gZGV2bV9yZXF1ZXN0X3RocmVhZGVk X2lycShkZXYsIGlycSwgaW52X2ljbTQyNjA3X2lycV90aW1lc3RhbXAsCisJCQkJCSBpbnZfaWNt NDI2MDdfaXJxX2hhbmRsZXIsIGlycV90eXBlLAorCQkJCQkgc3QtPm5hbWUsIHN0KTsKK30KKwor CiBzdGF0aWMgaW50IGludl9pY200MjYwN19lbmFibGVfdmRkaW9fcmVnKHN0cnVjdCBpbnZfaWNt NDI2MDdfc3RhdGUgKnN0KQogewogCWludCByZXQ7CkBAIC00NTYsNiArNTkzLDExIEBAIGludCBp bnZfaWNtNDI2MDdfY29yZV9wcm9iZShzdHJ1Y3QgcmVnbWFwICpyZWdtYXAsIGludCBjaGlwLAog CWlmIChJU19FUlIoc3QtPmluZGlvX2FjY2VsKSkKIAkJcmV0dXJuIFBUUl9FUlIoc3QtPmluZGlv X2FjY2VsKTsKIAorCS8qIEluaXRpYWxpemUgaW50ZXJydXB0IGhhbmRsaW5nICovCisJcmV0ID0g aW52X2ljbTQyNjA3X2lycV9pbml0KHN0LCBpcnEsIGlycV90eXBlLCBvcGVuX2RyYWluKTsKKwlp ZiAocmV0KQorCQlyZXR1cm4gcmV0OworCiAJLyogU2V0dXAgcnVudGltZSBwb3dlciBtYW5hZ2Vt ZW50ICovCiAJcmV0ID0gZGV2bV9wbV9ydW50aW1lX3NldF9hY3RpdmVfZW5hYmxlZChkZXYpOwog CWlmIChyZXQpCkBAIC01MDQsNiArNjQ2LDEyIEBAIHN0YXRpYyBpbnQgaW52X2ljbTQyNjA3X3N1 c3BlbmQoc3RydWN0IGRldmljZSAqZGV2KQogCQllbmFibGVfaXJxX3dha2Uoc3QtPmlycSk7CiAJ CWRpc2FibGVfaXJxKHN0LT5pcnEpOwogCX0gZWxzZSB7CisJCS8qIGRpc2FibGUgQVBFWCBmZWF0 dXJlcyBhbmQgYWNjZWwgaWYgd2FrZXVwIGRpc2FibGVkICovCisJCWlmIChzdC0+YXBleC53b20u ZW5hYmxlKSB7CisJCQlyZXQgPSBpbnZfaWNtNDI2MDdfZGlzYWJsZV93b20oc3QpOworCQkJaWYg KHJldCkKKwkJCQlyZXR1cm4gcmV0OworCQl9CiAJCWFjY2VsX2NvbmYgPSBJTlZfSUNNNDI2MDdf U0VOU09SX01PREVfT0ZGOwogCX0KIApAQCAtNTU3LDYgKzcwNSwxMyBAQCBzdGF0aWMgaW50IGlu dl9pY200MjYwN19yZXN1bWUoc3RydWN0IGRldmljZSAqZGV2KQogCWlmIChyZXQpCiAJCXJldHVy biByZXQ7CiAKKwkvKiByZXN0b3JlIEFQRVggZmVhdHVyZXMgaWYgZGlzYWJsZWQgKi8KKwlpZiAo IXdha2V1cCAmJiBzdC0+YXBleC53b20uZW5hYmxlKSB7CisJCXJldCA9IGludl9pY200MjYwN19l bmFibGVfd29tKHN0KTsKKwkJaWYgKHJldCkKKwkJCXJldHVybiByZXQ7CisJfQorCiAJaWYgKHN0 LT5maWZvLm9uKSB7CiAJCWludl9zZW5zb3JzX3RpbWVzdGFtcF9yZXNldCgmZ3lyb19zdC0+dHMp OwogCQlpbnZfc2Vuc29yc190aW1lc3RhbXBfcmVzZXQoJmFjY2VsX3N0LT50cyk7Ci0tIAoyLjQz LjAKCgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpMaW51 eC1yb2NrY2hpcCBtYWlsaW5nIGxpc3QKTGludXgtcm9ja2NoaXBAbGlzdHMuaW5mcmFkZWFkLm9y ZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xpbnV4LXJvY2tj aGlwCg==