From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ot1-f53.google.com (mail-ot1-f53.google.com [209.85.210.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C7F7B372EF0 for ; Fri, 1 May 2026 22:14:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.53 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777673671; cv=none; b=i1m+AHv9RSPknM9sbT9VxwFIfUcQUiYy2kJlm4xDtj7HebE7NyvuMkZIco3yNHR6ApcimmuvLP8PZIvmCZca0s09Ef+jyJgqZImJYx6HNtgaMn6+QKvv9ddrcisqssBTcdhfuVIgXvQ0ZRGCNLYZCjavR2cbyIFx1yU588xfAp0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777673671; c=relaxed/simple; bh=KDDned/68wwTFx92VVAQh6EQv4ruMj60Zi03p957YY0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=iimOyZ+cNEPuP9ugknO/5+x3MJdsEa/F5+i5KXruuE7X1TwbcY4W4BN2mQXum+u/dqsmcR8oDKxIvTRI46wRFojJUzVayNXoZY8/EQlXBNXGXXaF98GWpWTNq6FZfAfVlrJ9PFBfV60kFK/qeBzNJc/KW0fnHyzUiqJUCQ4vP2U= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=MPcaXeOg; arc=none smtp.client-ip=209.85.210.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="MPcaXeOg" Received: by mail-ot1-f53.google.com with SMTP id 46e09a7af769-7de4ebe10cbso1897274a34.3 for ; Fri, 01 May 2026 15:14:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1777673669; x=1778278469; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=CXbsJusecprBo7UCoCKveUx1iEiF5W3Xj9UF66sUlt8=; b=MPcaXeOgnmpCymf15S8MH1K2HURV+Z0P/3y00sLrNs6ocG7itfqVaLyH2vRiQuWGtn YhUHJ4/I4jhlmN4Tm6dH6SHhpwofJt39M+zeCBLmooLwaPrkmQpNY1o7twQcUhVZ3e+d vnHAg2ey6l/UhX+zilDUZBbPmeNC8iq1bZtWw6hQgG0vgSORNReNLoJqplIV5t7FCnLc m99/3lTS8e71xSUrfLufQoGXk5ra/qPIQHWlVefPo8QRUi8cBihyQrMkRsQVrvlc12xl 9q4gcptq7dnlMRhcmduEIwT0o9vZOTG9DL4FKuoPJJC38PUsJ80nwUFrQTQCxXi0PvYX AZ1w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777673669; x=1778278469; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=CXbsJusecprBo7UCoCKveUx1iEiF5W3Xj9UF66sUlt8=; b=WcfjJIV8RFFX/CUzC9KPb8zm3M0p36CS2+zlLCX3LnlmX9E7Xit/IIpE3qDwu2bhi4 HfKON3dfUE8SNetlnmJpPZyUApOQOcQBZInMNDh1a+Uoj5tX92oUMaxl0OMyr8O+P0Fq l3mT3WaVqmxoggvhW4asws4xiwPDqRW1g8LipmPfFyVeFGFgA/v2pLplEYpVRVsmKjTG htwPkUR8RUfaFCIBMZ9STuhswquKFOsHINaZM0gLj6iX0fvBdRlN+VuhNA1JcXG3xiHR H6OoRJ07CX6f/oQyJHBKdSlHxi2cDAe+2/wJVJY2N+JH5B43+IDFuYBO+ErrMHaY+oaG GLVQ== X-Forwarded-Encrypted: i=1; AFNElJ/n+3xTnlCC27FO/l1gk+5ddiM/UrJhLQhEf9FyRatTbmxGQbMYwzf9owvlE3rKW4Pm1fta57pBmxae@vger.kernel.org X-Gm-Message-State: AOJu0Yys3fv53qv32ZJq3lvnKGP7mq4m9xZYm0XfNOp8q9Kc19H/W6gE BnCo7lwRlz80Jr9S4FChe3eh/53mSNAoYScCrbySssmwgkVrb8NNNFWf X-Gm-Gg: AeBDievEMupY/+uDnHk5dHhShH0nCYxBZ/u18ODY+7EcQGkXQX7TiA8aAgUGPQvvYOK K9sNDZqPoWU7LYcYncJjpT60mlpJCBxmkpG7KLr5VxJmMXuQuSglilNT3g5RHev+zuEi9W630cS 856/axntdNeq9EA0LhaawIfPU/kXnXsAIVlJSjwMTVkdbQuiPPOhA2wfbS1N1UwFRWSdr8Sv2qS U6sMpSm4uILXcWnje0IiYEfidKKO93d5Fhwtdn6+dlI1ipw/J1DkZS8RZpFjv0m3wH1V+Gni9XW Zh8jUMgfs/U9hYu7gjGJRMgXbCV+BpIBEAkBSIuJ2ks2N1Qcv6P4oqbFL4gQsrQ6/pngdjHbXaX oSX+ejXSJV0g6kBsVz7XitX8/MIs+QENRTCt43Fp2/5hZUP3uP+ejLrCWZ0lgbRX0M94e1X73UG zMu1/3WM1AqnzldRd/JUKD2kwmIhq96PE= X-Received: by 2002:a05:6830:82ec:b0:7dc:de8a:b93e with SMTP id 46e09a7af769-7dee14fd16cmr849157a34.25.1777673668621; Fri, 01 May 2026 15:14:28 -0700 (PDT) Received: from localhost.localdomain ([2600:1700:fb0:1bc0::54]) by smtp.gmail.com with ESMTPSA id 46e09a7af769-7ded51a9612sm1827337a34.26.2026.05.01.15.14.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 01 May 2026 15:14:28 -0700 (PDT) From: Chris Morgan To: linux-iio@vger.kernel.org Cc: andy@kernel.org, nuno.sa@analog.com, dlechner@baylibre.com, jic23@kernel.org, jean-baptiste.maneyrol@tdk.com, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, heiko@sntech.de, conor+dt@kernel.org, krzk+dt@kernel.org, robh@kernel.org, andriy.shevchenko@intel.com, Chris Morgan Subject: [PATCH V4 08/10] iio: imu: inv_icm42607: Add Wake on Movement for icm42607 Date: Fri, 1 May 2026 17:11:47 -0500 Message-ID: <20260501221152.194251-9-macroalpha82@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260501221152.194251-1-macroalpha82@gmail.com> References: <20260501221152.194251-1-macroalpha82@gmail.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit From: Chris Morgan Add support for wake on movement for the icm42607 driver. Signed-off-by: Chris Morgan --- drivers/iio/imu/inv_icm42607/inv_icm42607.h | 3 + .../iio/imu/inv_icm42607/inv_icm42607_accel.c | 303 ++++++++++++++++++ .../iio/imu/inv_icm42607/inv_icm42607_core.c | 159 ++++++++- 3 files changed, 464 insertions(+), 1 deletion(-) diff --git a/drivers/iio/imu/inv_icm42607/inv_icm42607.h b/drivers/iio/imu/inv_icm42607/inv_icm42607.h index 5768e63d1dd2..a0123e062820 100644 --- a/drivers/iio/imu/inv_icm42607/inv_icm42607.h +++ b/drivers/iio/imu/inv_icm42607/inv_icm42607.h @@ -410,6 +410,9 @@ int inv_icm42607_set_accel_conf(struct inv_icm42607_state *st, int inv_icm42607_set_temp_conf(struct inv_icm42607_state *st, bool enable, unsigned int *sleep_ms); +int inv_icm42607_enable_wom(struct inv_icm42607_state *st); +int inv_icm42607_disable_wom(struct inv_icm42607_state *st); + int inv_icm42607_debugfs_reg(struct iio_dev *indio_dev, unsigned int reg, unsigned int writeval, unsigned int *readval); diff --git a/drivers/iio/imu/inv_icm42607/inv_icm42607_accel.c b/drivers/iio/imu/inv_icm42607/inv_icm42607_accel.c index d998d8c94eb9..d056c74dcbfe 100644 --- a/drivers/iio/imu/inv_icm42607/inv_icm42607_accel.c +++ b/drivers/iio/imu/inv_icm42607/inv_icm42607_accel.c @@ -173,6 +173,16 @@ static const struct iio_chan_spec_ext_info inv_icm42607_accel_ext_infos[] = { { } }; +/* WoM event: rising ROC */ +static const struct iio_event_spec inv_icm42607_wom_events[] = { + { + .type = IIO_EV_TYPE_ROC, + .dir = IIO_EV_DIR_RISING, + .mask_separate = BIT(IIO_EV_INFO_ENABLE) | + BIT(IIO_EV_INFO_VALUE), + }, +}; + static const struct iio_chan_spec inv_icm42607_accel_channels[] = { INV_ICM42607_ACCEL_CHAN(IIO_MOD_X, INV_ICM42607_ACCEL_SCAN_X, inv_icm42607_accel_ext_infos), @@ -182,6 +192,8 @@ static const struct iio_chan_spec inv_icm42607_accel_channels[] = { inv_icm42607_accel_ext_infos), INV_ICM42607_TEMP_CHAN(INV_ICM42607_ACCEL_SCAN_TEMP), IIO_CHAN_SOFT_TIMESTAMP(INV_ICM42607_ACCEL_SCAN_TIMESTAMP), + INV_ICM42607_ACCEL_EVENT_CHAN(IIO_MOD_X_OR_Y_OR_Z, inv_icm42607_wom_events, + ARRAY_SIZE(inv_icm42607_wom_events)), }; static const struct iio_event_spec inv_icm42607_motion_events[] = { @@ -319,6 +331,180 @@ static int inv_icm42607_accel_read_sensor(struct iio_dev *indio_dev, return ret; } +static unsigned int inv_icm42607_accel_convert_roc_to_wom(u64 roc, + int accel_hz, int accel_uhz) +{ + /* 1000/256mg per LSB converted in µm/s² */ + const unsigned int convert = (9807U * (MICRO / MILLI)) / 256U; + u64 value; + u64 freq_uhz; + + /* return 0 only if roc is 0 */ + if (roc == 0) + return 0; + + freq_uhz = (u64)accel_hz * MICRO + (u64)accel_uhz; + value = div64_u64(roc * MICRO, freq_uhz * (u64)convert); + + /* limit value to 8 bits and prevent 0 */ + return clamp(value, 1, 255); +} + +static u64 inv_icm42607_accel_convert_wom_to_roc(unsigned int threshold, + int accel_hz, int accel_uhz) +{ + /* 1000/256mg per LSB converted in µm/s² */ + const unsigned int convert = (9807U * (MICRO / MILLI)) / 256U; + u64 value; + u64 freq_uhz; + + value = threshold * convert; + freq_uhz = (u64)accel_hz * MICRO + (u64)accel_uhz; + + /* compute the differential by multiplying by the frequency */ + return div_u64(value * freq_uhz, MICRO); +} + +static int inv_icm42607_accel_set_wom_threshold(struct inv_icm42607_state *st, + u64 value, + int accel_hz, int accel_uhz) +{ + unsigned int threshold; + int ret; + + /* convert roc to wom threshold and convert back to handle clipping */ + threshold = inv_icm42607_accel_convert_roc_to_wom(value, accel_hz, accel_uhz); + value = inv_icm42607_accel_convert_wom_to_roc(threshold, accel_hz, accel_uhz); + + dev_dbg(regmap_get_device(st->map), "wom_threshold: 0x%x\n", threshold); + + /* set accel WoM threshold for the 3 axes */ + st->buffer[0] = threshold; + st->buffer[1] = threshold; + st->buffer[2] = threshold; + ret = regmap_bulk_write(st->map, INV_ICM42607_REG_ACCEL_WOM_X_THR, st->buffer, 3); + if (ret) + return ret; + + st->apex.wom.value = value; + + return 0; +} + +static int _inv_icm42607_accel_enable_wom(struct iio_dev *indio_dev) +{ + struct inv_icm42607_state *st = iio_device_get_drvdata(indio_dev); + struct inv_icm42607_sensor_state *accel_st = iio_priv(indio_dev); + struct inv_icm42607_sensor_conf conf = INV_ICM42607_SENSOR_CONF_INIT; + unsigned int sleep_ms = 0; + int ret; + + scoped_guard(mutex, &st->lock) { + /* turn on accel sensor */ + conf.mode = accel_st->power_mode; + conf.filter = accel_st->filter; + ret = inv_icm42607_set_accel_conf(st, &conf, &sleep_ms); + if (ret) + return ret; + } + + if (sleep_ms) + msleep(sleep_ms); + + scoped_guard(mutex, &st->lock) { + ret = inv_icm42607_enable_wom(st); + if (ret) + return ret; + st->apex.on++; + st->apex.wom.enable = true; + } + + return 0; +} + +static int inv_icm42607_accel_enable_wom(struct iio_dev *indio_dev) +{ + struct inv_icm42607_state *st = iio_device_get_drvdata(indio_dev); + struct device *pdev = regmap_get_device(st->map); + int ret; + + ret = pm_runtime_resume_and_get(pdev); + if (ret) + return ret; + + ret = _inv_icm42607_accel_enable_wom(indio_dev); + if (ret) { + pm_runtime_mark_last_busy(pdev); + pm_runtime_put_autosuspend(pdev); + return ret; + } + + return 0; +} + +static int _inv_icm42607_accel_disable_wom(struct iio_dev *indio_dev) +{ + struct inv_icm42607_state *st = iio_device_get_drvdata(indio_dev); + struct inv_icm42607_sensor_conf conf = INV_ICM42607_SENSOR_CONF_INIT; + unsigned int sleep_ms = 0; + int ret; + + scoped_guard(mutex, &st->lock) { + /* + * Consider that turning off WoM is always working to avoid + * blocking the chip in on mode and prevent going back to sleep. + * If there is an error, the chip will anyway go back to sleep + * and the feature will not work anymore. + */ + st->apex.wom.enable = false; + st->apex.on--; + ret = inv_icm42607_disable_wom(st); + if (ret) + return ret; + /* turn off accel sensor if not used */ + if (!st->apex.on && !iio_buffer_enabled(indio_dev)) { + conf.mode = INV_ICM42607_SENSOR_MODE_OFF; + ret = inv_icm42607_set_accel_conf(st, &conf, &sleep_ms); + if (ret) + return ret; + } + } + + if (sleep_ms) + msleep(sleep_ms); + + return 0; +} + +static int inv_icm42607_accel_disable_wom(struct iio_dev *indio_dev) +{ + struct inv_icm42607_state *st = iio_device_get_drvdata(indio_dev); + struct device *pdev = regmap_get_device(st->map); + int ret; + + ret = _inv_icm42607_accel_disable_wom(indio_dev); + + pm_runtime_mark_last_busy(pdev); + pm_runtime_put_autosuspend(pdev); + + return ret; +} + +void inv_icm42607_accel_handle_events(struct iio_dev *indio_dev, + unsigned int status2, unsigned int status3, + s64 timestamp) +{ + struct inv_icm42607_state *st = iio_device_get_drvdata(indio_dev); + u64 ev_code; + + /* handle WoM event */ + if (st->apex.wom.enable && (status2 & INV_ICM42607_INT_STATUS2_WOM_INT)) { + ev_code = IIO_MOD_EVENT_CODE(IIO_ACCEL, 0, IIO_MOD_X_OR_Y_OR_Z, + IIO_EV_TYPE_ROC, IIO_EV_DIR_RISING); + iio_push_event(indio_dev, ev_code, timestamp); + } +} + static const int inv_icm42607_accel_scale_nano[][2] = { [INV_ICM42607_ACCEL_FS_16G] = { 0, 4788403 }, [INV_ICM42607_ACCEL_FS_8G] = { 0, 2394202 }, @@ -464,6 +650,9 @@ static int inv_icm42607_accel_write_odr(struct iio_dev *indio_dev, return ret; ret = inv_icm42607_set_accel_conf(st, &conf, NULL); + if (ret) + return ret; + ret = inv_icm42607_accel_set_wom_threshold(st, st->apex.wom.value, val, val2); if (ret) return ret; @@ -578,6 +767,116 @@ static int inv_icm42607_accel_hwfifo_flush(struct iio_dev *indio_dev, return st->fifo.nb.accel; } +static int inv_icm42607_accel_read_event_config(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir) +{ + struct inv_icm42607_state *st = iio_device_get_drvdata(indio_dev); + + /* handle only WoM (roc rising) event */ + if (type != IIO_EV_TYPE_ROC || dir != IIO_EV_DIR_RISING) + return -EINVAL; + + guard(mutex)(&st->lock); + + return st->apex.wom.enable ? 1 : 0; +} + +static int inv_icm42607_accel_write_event_config(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir, + bool state) +{ + struct inv_icm42607_state *st = iio_device_get_drvdata(indio_dev); + + /* handle only WoM (roc rising) event */ + if (type != IIO_EV_TYPE_ROC || dir != IIO_EV_DIR_RISING) + return -EINVAL; + + scoped_guard(mutex, &st->lock) { + if (st->apex.wom.enable == state) + return 0; + } + + if (state) + return inv_icm42607_accel_enable_wom(indio_dev); + + return inv_icm42607_accel_disable_wom(indio_dev); +} + +static int inv_icm42607_accel_read_event_value(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir, + enum iio_event_info info, + int *val, int *val2) +{ + struct inv_icm42607_state *st = iio_device_get_drvdata(indio_dev); + u32 rem; + + /* handle only WoM (roc rising) event value */ + if (type != IIO_EV_TYPE_ROC || dir != IIO_EV_DIR_RISING) + return -EINVAL; + + guard(mutex)(&st->lock); + + /* return value in micro */ + *val = div_u64_rem(st->apex.wom.value, MICRO, &rem); + *val2 = rem; + return IIO_VAL_INT_PLUS_MICRO; +} + +static int _inv_icm42607_accel_wom_value(struct inv_icm42607_state *st, + int val, int val2) +{ + u64 value; + unsigned int accel_hz, accel_uhz; + int ret; + + guard(mutex)(&st->lock); + + ret = inv_icm42607_accel_read_odr(st, &accel_hz, &accel_uhz); + if (ret < 0) + return ret; + + value = (u64)val * MICRO + (u64)val2; + + return inv_icm42607_accel_set_wom_threshold(st, value, + accel_hz, accel_uhz); +} + +static int inv_icm42607_accel_write_event_value(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir, + enum iio_event_info info, + int val, int val2) +{ + struct inv_icm42607_state *st = iio_device_get_drvdata(indio_dev); + struct device *dev = regmap_get_device(st->map); + int ret; + + /* handle only WoM (roc rising) event value */ + if (type != IIO_EV_TYPE_ROC || dir != IIO_EV_DIR_RISING) + return -EINVAL; + + if (val < 0 || val2 < 0) + return -EINVAL; + + ret = pm_runtime_resume_and_get(dev); + if (ret) + return ret; + + ret = _inv_icm42607_accel_wom_value(st, val, val2); + + pm_runtime_mark_last_busy(dev); + pm_runtime_put_autosuspend(dev); + + return ret; +} + static const struct iio_info inv_icm42607_accel_info = { .read_raw = inv_icm42607_accel_read_raw, .write_raw = inv_icm42607_accel_write_raw, @@ -586,6 +885,10 @@ static const struct iio_info inv_icm42607_accel_info = { .update_scan_mode = inv_icm42607_accel_update_scan_mode, .hwfifo_set_watermark = inv_icm42607_accel_hwfifo_set_watermark, .hwfifo_flush_to_buffer = inv_icm42607_accel_hwfifo_flush, + .read_event_config = inv_icm42607_accel_read_event_config, + .write_event_config = inv_icm42607_accel_write_event_config, + .read_event_value = inv_icm42607_accel_read_event_value, + .write_event_value = inv_icm42607_accel_write_event_value, }; struct iio_dev *inv_icm42607_accel_init(struct inv_icm42607_state *st) diff --git a/drivers/iio/imu/inv_icm42607/inv_icm42607_core.c b/drivers/iio/imu/inv_icm42607/inv_icm42607_core.c index 5c2010d8256f..480fe1741a04 100644 --- a/drivers/iio/imu/inv_icm42607/inv_icm42607_core.c +++ b/drivers/iio/imu/inv_icm42607/inv_icm42607_core.c @@ -238,6 +238,39 @@ int inv_icm42607_set_temp_conf(struct inv_icm42607_state *st, bool enable, sleep_ms); } +int inv_icm42607_enable_wom(struct inv_icm42607_state *st) +{ + int ret; + + /* enable WoM hardware */ + ret = regmap_write(st->map, INV_ICM42607_REG_WOM_CONFIG, + FIELD_PREP(INV_ICM42607_WOM_CONFIG_INT_DUR_MASK, 1) | + INV_ICM42607_WOM_CONFIG_MODE | + INV_ICM42607_WOM_CONFIG_EN); + if (ret) + return ret; + + /* enable WoM interrupt */ + return regmap_set_bits(st->map, INV_ICM42607_REG_INT_SOURCE1, + INV_ICM42607_INT_SOURCE1_WOM_INT1_EN); +} + +int inv_icm42607_disable_wom(struct inv_icm42607_state *st) +{ + int ret; + + /* disable WoM interrupt */ + ret = regmap_clear_bits(st->map, INV_ICM42607_REG_INT_SOURCE1, + INV_ICM42607_INT_SOURCE1_WOM_INT1_EN); + if (ret) + return ret; + + /* disable WoM hardware */ + return regmap_clear_bits(st->map, INV_ICM42607_REG_WOM_CONFIG, + INV_ICM42607_WOM_CONFIG_EN); +} + + int inv_icm42607_debugfs_reg(struct iio_dev *indio_dev, unsigned int reg, unsigned int writeval, unsigned int *readval) { @@ -361,6 +394,109 @@ static int inv_icm42607_setup(struct inv_icm42607_state *st, return inv_icm42607_set_conf(st, hw->conf); } +static irqreturn_t inv_icm42607_irq_timestamp(int irq, void *_data) +{ + struct inv_icm42607_state *st = _data; + + st->timestamp.gyro = iio_get_time_ns(st->indio_gyro); + st->timestamp.accel = iio_get_time_ns(st->indio_accel); + + return IRQ_WAKE_THREAD; +} + +static irqreturn_t inv_icm42607_irq_handler(int irq, void *_data) +{ + struct inv_icm42607_state *st = _data; + struct device *dev = regmap_get_device(st->map); + unsigned int status; + int ret; + + mutex_lock(&st->lock); + + if (st->apex.on) { + unsigned int status2, status3; + + /* read INT_STATUS2 and INT_STATUS3 in 1 operation */ + ret = regmap_bulk_read(st->map, INV_ICM42607_REG_INT_STATUS2, st->buffer, 2); + if (ret) + goto out_unlock; + status2 = st->buffer[0]; + status3 = st->buffer[1]; + inv_icm42607_accel_handle_events(st->indio_accel, status2, status3, + st->timestamp.accel); + } + + ret = regmap_read(st->map, INV_ICM42607_REG_INT_STATUS, &status); + if (ret) + goto out_unlock; + + if (status & INV_ICM42607_INT_STATUS_FIFO_FULL) + dev_warn(dev, "FIFO full data lost!\n"); + + if (status & INV_ICM42607_INT_STATUS_FIFO_THS) { + ret = inv_icm42607_buffer_fifo_read(st, 0); + if (ret) { + dev_err(dev, "FIFO read error %d\n", ret); + goto out_unlock; + } + ret = inv_icm42607_buffer_fifo_parse(st); + if (ret) + dev_err(dev, "FIFO parsing error %d\n", ret); + } + +out_unlock: + mutex_unlock(&st->lock); + return IRQ_HANDLED; +} + +/** + * inv_icm42607_irq_init() - initialize int pin and interrupt handler + * @st: driver internal state + * @irq: irq number + * @irq_type: irq trigger type + * @open_drain: true if irq is open drain, false for push-pull + * + * Returns 0 on success, a negative error code otherwise. + */ +static int inv_icm42607_irq_init(struct inv_icm42607_state *st, int irq, + int irq_type, bool open_drain) +{ + struct device *dev = regmap_get_device(st->map); + unsigned int val = 0; + int ret; + + switch (irq_type) { + case IRQF_TRIGGER_RISING: + case IRQF_TRIGGER_HIGH: + val = INV_ICM42607_INT_CONFIG_INT1_ACTIVE_HIGH; + break; + default: + val = INV_ICM42607_INT_CONFIG_INT1_ACTIVE_LOW; + break; + } + + switch (irq_type) { + case IRQF_TRIGGER_LOW: + case IRQF_TRIGGER_HIGH: + val |= INV_ICM42607_INT_CONFIG_INT1_LATCHED; + break; + default: + break; + } + + if (!open_drain) + val |= INV_ICM42607_INT_CONFIG_INT1_PUSH_PULL; + + ret = regmap_write(st->map, INV_ICM42607_REG_INT_CONFIG, val); + if (ret) + return ret; + + irq_type |= IRQF_ONESHOT; + return devm_request_threaded_irq(dev, irq, inv_icm42607_irq_timestamp, + inv_icm42607_irq_handler, irq_type, + st->name, st); +} + static int inv_icm42607_enable_vddio_reg(struct inv_icm42607_state *st) { int ret; @@ -387,7 +523,7 @@ int inv_icm42607_core_probe(struct regmap *regmap, int chip, struct device *dev = regmap_get_device(regmap); struct fwnode_handle *fwnode = dev_fwnode(dev); struct inv_icm42607_state *st; - int irq; + int irq, irq_type; bool open_drain; int ret; @@ -402,6 +538,9 @@ int inv_icm42607_core_probe(struct regmap *regmap, int chip, if (irq < 0) return dev_err_probe(dev, irq, "error missing INT1 interrupt\n"); + irq_type = irq_get_trigger_type(irq); + if (!irq_type) + irq_type = IRQF_TRIGGER_FALLING; open_drain = device_property_read_bool(dev, "drive-open-drain"); st = devm_kzalloc(dev, sizeof(*st), GFP_KERNEL); @@ -455,6 +594,11 @@ int inv_icm42607_core_probe(struct regmap *regmap, int chip, if (IS_ERR(st->indio_accel)) return PTR_ERR(st->indio_accel); + /* Initialize interrupt handling */ + ret = inv_icm42607_irq_init(st, irq, irq_type, open_drain); + if (ret) + return ret; + ret = devm_pm_runtime_set_active_enabled(dev); if (ret) return ret; @@ -502,6 +646,12 @@ static int inv_icm42607_suspend(struct device *dev) enable_irq_wake(st->irq); disable_irq(st->irq); } else { + /* disable APEX features and accel if wakeup disabled */ + if (st->apex.wom.enable) { + ret = inv_icm42607_disable_wom(st); + if (ret) + return ret; + } accel_conf = INV_ICM42607_SENSOR_MODE_OFF; } @@ -555,6 +705,13 @@ static int inv_icm42607_resume(struct device *dev) if (ret) return ret; + /* restore APEX features if disabled */ + if (!wakeup && st->apex.wom.enable) { + ret = inv_icm42607_enable_wom(st); + if (ret) + return ret; + } + if (st->fifo.on) { inv_sensors_timestamp_reset(&gyro_st->ts); inv_sensors_timestamp_reset(&accel_st->ts); -- 2.43.0 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 4AA8BCD342E for ; Fri, 1 May 2026 22:14:35 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=VJJi3dqR0uY6ZlvAnQQNlIUwfQgP1KObjpTloHtwkms=; b=ZhEPApJrnUqKGm u3Zq3mMKBdgKVTdnD5r8VTkzlP/wqzJuFoalx5g4dkwC/c+oRNnQ1gxV7VhaT+31Pbl2lCdOwEcoF /PkCjGbyEeu4lek4UtoViCwCSszMK3GmbrUijfpV1jbt4n4RU8KadqKmvSuh/DCjoeVjsl8h1lQId zOK8DIBonejcBn0gjO5X58283v3pseKDntGCiX7ZmAYbtgZ0SqN3gTkqxri4c4zTq23ZJlA/VJBN0 4fiwfIjSguLV4nMbBCfgZ83HWMiRvmm2HNTyw/IyJEe1ovaBPUxNGnSXWZQACfodaVwd+8nn28Kf5 gnyYr8lDDpCZlGxlIPtg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98.2 #2 (Red Hat Linux)) id 1wIw81-00000007kb5-0zBC; Fri, 01 May 2026 22:14:33 +0000 Received: from mail-ot1-x32a.google.com ([2607:f8b0:4864:20::32a]) by bombadil.infradead.org with esmtps (Exim 4.98.2 #2 (Red Hat Linux)) id 1wIw7x-00000007kVi-3xzl for linux-rockchip@lists.infradead.org; Fri, 01 May 2026 22:14:31 +0000 Received: by mail-ot1-x32a.google.com with SMTP id 46e09a7af769-7de431da8fbso2137088a34.1 for ; Fri, 01 May 2026 15:14:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1777673669; x=1778278469; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=CXbsJusecprBo7UCoCKveUx1iEiF5W3Xj9UF66sUlt8=; b=I+qRvs4GtgqJ4T0tayXS6m/+B0Od1tfw5XlGaW9ZV5sfD+KiTAAPHEXPcfXalpmlY1 FeT1xCwG9dLkJivc9T+tJYXLFl/aKH9Sh1F9L8JsC5sxQLtm5zoBgF7rm7pdm2bSOkTc QnJhIoTc0UuoiiIn6FJEg8/U1rMy8kUBqT24ftR4ngbCBbcT8pdAFoQh7fRUEceIhAkX TZ0Evxg9QfgxcX8n0NmhXVj/bgRzC2B/KeWSU029146MvhtXLq4mBEOC9IYCtx8Ikcfu C7L04+VH8kYyLBgKOhRQsk1i/c1RSM9nv55bqH6WxQ9S5CjZ06PZO2asLec0cacvjwNu /mLQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777673669; x=1778278469; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=CXbsJusecprBo7UCoCKveUx1iEiF5W3Xj9UF66sUlt8=; b=fnJLW5EtxZS2akCoagzcMCdJP6z1NwiaX8Lrtex70W2dydwSI9Ij9dA0xbqllCKBP1 Io0ur79kOg6twEzoZ1i1UtKTh4Ge5FH4c+0oGBeAkYznc9MrHQGzFw1WLzIC4SniUDNl hGP4fVTE8a8eO9fAKmF6+o/J1i0GVpfMrBnTkOmfxGn4KN4Z0yeJvsDNPyXpOxbIsTT/ Zij3LkMib7vbDGQKlxSgordphMOxkgI39c0rn1/RglSfBV/dxmuROBEc1c/WNV+OdvgO ILNO2Rj5xvuKmVSyw6U0ffj26eseAYK4OQqmstZyN6JFeA4cjb6DIlw8D+hoEGixiIoB u4CA== X-Forwarded-Encrypted: i=1; AFNElJ8yeCqWchE4YbSlWc2/qm08L0Jz+kmCA/E+MSCKupEe5/3ZFIMZTKMCTuFVCPv0ZLUU24r0eSe6/ItzqXQegw==@lists.infradead.org X-Gm-Message-State: AOJu0YyxUW28//vS52Xoo087ObmOcuuH8G7kyAdRo1so66gtybakiB0Q lz6Zqsx3qisZPsBFcO7nnPOsr2w6U6jNuBm4PP87ZMhpTuRnQYE02N5M X-Gm-Gg: AeBDiesAM/AzKqQXrOtimDS5db6xyD5+XBVHtWLVtnKKyOgbbBXwgmYH/0BTcC71Htb G1hgToyY0Q3fZysA5blnutvLOJEmhz4n+Xgs0QsGDJ3rYAQ1H40sLQeYcpTVkInZ/nbG0fRv4tq /i+mB5Tjhzjkx3rTbjmx3qLhogws0lin9u7qTqrJvQgdPl0ZA9FogeA+Jg/Z5ZQ5dV5ZlXC/ccg wGjn1+deIk1gSNl7k+qy13eNrJoGiq7fOjVx9RKtcN1cBU99uKJtK7kL7o5Kk+8gPQ84/lAY1zS Da66xenOZGeQI1jSXPqioIem1cY0Lir0PZeOjzZ6Cb+rNg+67/cL8I4yIzRi1nLCSHum+6qWHWQ aPPKj1a3yFQhhff3E4Vt9RNQ5g0HgvQC6f7AIS17mOEtLOYTn5C22/ii/KSLdRoeIBoBaP9gd0Y DETtHCHguAtVc32/t0qH7/lZudiAeFVx4= X-Received: by 2002:a05:6830:82ec:b0:7dc:de8a:b93e with SMTP id 46e09a7af769-7dee14fd16cmr849157a34.25.1777673668621; Fri, 01 May 2026 15:14:28 -0700 (PDT) Received: from localhost.localdomain ([2600:1700:fb0:1bc0::54]) by smtp.gmail.com with ESMTPSA id 46e09a7af769-7ded51a9612sm1827337a34.26.2026.05.01.15.14.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 01 May 2026 15:14:28 -0700 (PDT) From: Chris Morgan To: linux-iio@vger.kernel.org Cc: andy@kernel.org, nuno.sa@analog.com, dlechner@baylibre.com, jic23@kernel.org, jean-baptiste.maneyrol@tdk.com, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, heiko@sntech.de, conor+dt@kernel.org, krzk+dt@kernel.org, robh@kernel.org, andriy.shevchenko@intel.com, Chris Morgan Subject: [PATCH V4 08/10] iio: imu: inv_icm42607: Add Wake on Movement for icm42607 Date: Fri, 1 May 2026 17:11:47 -0500 Message-ID: <20260501221152.194251-9-macroalpha82@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260501221152.194251-1-macroalpha82@gmail.com> References: <20260501221152.194251-1-macroalpha82@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20260501_151430_048203_8EBD1F42 X-CRM114-Status: GOOD ( 22.25 ) X-BeenThere: linux-rockchip@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: Upstream kernel work for Rockchip platforms List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "Linux-rockchip" Errors-To: linux-rockchip-bounces+linux-rockchip=archiver.kernel.org@lists.infradead.org RnJvbTogQ2hyaXMgTW9yZ2FuIDxtYWNyb21vcmdhbkBob3RtYWlsLmNvbT4KCkFkZCBzdXBwb3J0 IGZvciB3YWtlIG9uIG1vdmVtZW50IGZvciB0aGUgaWNtNDI2MDcgZHJpdmVyLgoKU2lnbmVkLW9m Zi1ieTogQ2hyaXMgTW9yZ2FuIDxtYWNyb21vcmdhbkBob3RtYWlsLmNvbT4KLS0tCiBkcml2ZXJz L2lpby9pbXUvaW52X2ljbTQyNjA3L2ludl9pY200MjYwNy5oICAgfCAgIDMgKwogLi4uL2lpby9p bXUvaW52X2ljbTQyNjA3L2ludl9pY200MjYwN19hY2NlbC5jIHwgMzAzICsrKysrKysrKysrKysr KysrKwogLi4uL2lpby9pbXUvaW52X2ljbTQyNjA3L2ludl9pY200MjYwN19jb3JlLmMgIHwgMTU5 ICsrKysrKysrLQogMyBmaWxlcyBjaGFuZ2VkLCA0NjQgaW5zZXJ0aW9ucygrKSwgMSBkZWxldGlv bigtKQoKZGlmZiAtLWdpdCBhL2RyaXZlcnMvaWlvL2ltdS9pbnZfaWNtNDI2MDcvaW52X2ljbTQy NjA3LmggYi9kcml2ZXJzL2lpby9pbXUvaW52X2ljbTQyNjA3L2ludl9pY200MjYwNy5oCmluZGV4 IDU3NjhlNjNkMWRkMi4uYTAxMjNlMDYyODIwIDEwMDY0NAotLS0gYS9kcml2ZXJzL2lpby9pbXUv aW52X2ljbTQyNjA3L2ludl9pY200MjYwNy5oCisrKyBiL2RyaXZlcnMvaWlvL2ltdS9pbnZfaWNt NDI2MDcvaW52X2ljbTQyNjA3LmgKQEAgLTQxMCw2ICs0MTAsOSBAQCBpbnQgaW52X2ljbTQyNjA3 X3NldF9hY2NlbF9jb25mKHN0cnVjdCBpbnZfaWNtNDI2MDdfc3RhdGUgKnN0LAogaW50IGludl9p Y200MjYwN19zZXRfdGVtcF9jb25mKHN0cnVjdCBpbnZfaWNtNDI2MDdfc3RhdGUgKnN0LCBib29s IGVuYWJsZSwKIAkJCSAgICAgICB1bnNpZ25lZCBpbnQgKnNsZWVwX21zKTsKIAoraW50IGludl9p Y200MjYwN19lbmFibGVfd29tKHN0cnVjdCBpbnZfaWNtNDI2MDdfc3RhdGUgKnN0KTsKK2ludCBp bnZfaWNtNDI2MDdfZGlzYWJsZV93b20oc3RydWN0IGludl9pY200MjYwN19zdGF0ZSAqc3QpOwor CiBpbnQgaW52X2ljbTQyNjA3X2RlYnVnZnNfcmVnKHN0cnVjdCBpaW9fZGV2ICppbmRpb19kZXYs IHVuc2lnbmVkIGludCByZWcsCiAJCQkgICAgIHVuc2lnbmVkIGludCB3cml0ZXZhbCwgdW5zaWdu ZWQgaW50ICpyZWFkdmFsKTsKIApkaWZmIC0tZ2l0IGEvZHJpdmVycy9paW8vaW11L2ludl9pY200 MjYwNy9pbnZfaWNtNDI2MDdfYWNjZWwuYyBiL2RyaXZlcnMvaWlvL2ltdS9pbnZfaWNtNDI2MDcv aW52X2ljbTQyNjA3X2FjY2VsLmMKaW5kZXggZDk5OGQ4Yzk0ZWI5Li5kMDU2Yzc0ZGNiZmUgMTAw NjQ0Ci0tLSBhL2RyaXZlcnMvaWlvL2ltdS9pbnZfaWNtNDI2MDcvaW52X2ljbTQyNjA3X2FjY2Vs LmMKKysrIGIvZHJpdmVycy9paW8vaW11L2ludl9pY200MjYwNy9pbnZfaWNtNDI2MDdfYWNjZWwu YwpAQCAtMTczLDYgKzE3MywxNiBAQCBzdGF0aWMgY29uc3Qgc3RydWN0IGlpb19jaGFuX3NwZWNf ZXh0X2luZm8gaW52X2ljbTQyNjA3X2FjY2VsX2V4dF9pbmZvc1tdID0gewogCXsgfQogfTsKIAor LyogV29NIGV2ZW50OiByaXNpbmcgUk9DICovCitzdGF0aWMgY29uc3Qgc3RydWN0IGlpb19ldmVu dF9zcGVjIGludl9pY200MjYwN193b21fZXZlbnRzW10gPSB7CisJeworCQkudHlwZSA9IElJT19F Vl9UWVBFX1JPQywKKwkJLmRpciA9IElJT19FVl9ESVJfUklTSU5HLAorCQkubWFza19zZXBhcmF0 ZSA9IEJJVChJSU9fRVZfSU5GT19FTkFCTEUpIHwKKwkJCQkgQklUKElJT19FVl9JTkZPX1ZBTFVF KSwKKwl9LAorfTsKKwogc3RhdGljIGNvbnN0IHN0cnVjdCBpaW9fY2hhbl9zcGVjIGludl9pY200 MjYwN19hY2NlbF9jaGFubmVsc1tdID0gewogCUlOVl9JQ000MjYwN19BQ0NFTF9DSEFOKElJT19N T0RfWCwgSU5WX0lDTTQyNjA3X0FDQ0VMX1NDQU5fWCwKIAkJCQlpbnZfaWNtNDI2MDdfYWNjZWxf ZXh0X2luZm9zKSwKQEAgLTE4Miw2ICsxOTIsOCBAQCBzdGF0aWMgY29uc3Qgc3RydWN0IGlpb19j aGFuX3NwZWMgaW52X2ljbTQyNjA3X2FjY2VsX2NoYW5uZWxzW10gPSB7CiAJCQkJaW52X2ljbTQy NjA3X2FjY2VsX2V4dF9pbmZvcyksCiAJSU5WX0lDTTQyNjA3X1RFTVBfQ0hBTihJTlZfSUNNNDI2 MDdfQUNDRUxfU0NBTl9URU1QKSwKIAlJSU9fQ0hBTl9TT0ZUX1RJTUVTVEFNUChJTlZfSUNNNDI2 MDdfQUNDRUxfU0NBTl9USU1FU1RBTVApLAorCUlOVl9JQ000MjYwN19BQ0NFTF9FVkVOVF9DSEFO KElJT19NT0RfWF9PUl9ZX09SX1osIGludl9pY200MjYwN193b21fZXZlbnRzLAorCQkJCSAgICAg IEFSUkFZX1NJWkUoaW52X2ljbTQyNjA3X3dvbV9ldmVudHMpKSwKIH07CiAKIHN0YXRpYyBjb25z dCBzdHJ1Y3QgaWlvX2V2ZW50X3NwZWMgaW52X2ljbTQyNjA3X21vdGlvbl9ldmVudHNbXSA9IHsK QEAgLTMxOSw2ICszMzEsMTgwIEBAIHN0YXRpYyBpbnQgaW52X2ljbTQyNjA3X2FjY2VsX3JlYWRf c2Vuc29yKHN0cnVjdCBpaW9fZGV2ICppbmRpb19kZXYsCiAJcmV0dXJuIHJldDsKIH0KIAorc3Rh dGljIHVuc2lnbmVkIGludCBpbnZfaWNtNDI2MDdfYWNjZWxfY29udmVydF9yb2NfdG9fd29tKHU2 NCByb2MsCisJCQkJCQkJICBpbnQgYWNjZWxfaHosIGludCBhY2NlbF91aHopCit7CisJLyogMTAw MC8yNTZtZyBwZXIgTFNCIGNvbnZlcnRlZCBpbiDCtW0vc8KyICovCisJY29uc3QgdW5zaWduZWQg aW50IGNvbnZlcnQgPSAoOTgwN1UgKiAoTUlDUk8gLyBNSUxMSSkpIC8gMjU2VTsKKwl1NjQgdmFs dWU7CisJdTY0IGZyZXFfdWh6OworCisJLyogcmV0dXJuIDAgb25seSBpZiByb2MgaXMgMCAqLwor CWlmIChyb2MgPT0gMCkKKwkJcmV0dXJuIDA7CisKKwlmcmVxX3VoeiA9ICh1NjQpYWNjZWxfaHog KiBNSUNSTyArICh1NjQpYWNjZWxfdWh6OworCXZhbHVlID0gZGl2NjRfdTY0KHJvYyAqIE1JQ1JP LCBmcmVxX3VoeiAqICh1NjQpY29udmVydCk7CisKKwkvKiBsaW1pdCB2YWx1ZSB0byA4IGJpdHMg YW5kIHByZXZlbnQgMCAqLworCXJldHVybiBjbGFtcCh2YWx1ZSwgMSwgMjU1KTsKK30KKworc3Rh dGljIHU2NCBpbnZfaWNtNDI2MDdfYWNjZWxfY29udmVydF93b21fdG9fcm9jKHVuc2lnbmVkIGlu dCB0aHJlc2hvbGQsCisJCQkJCQkgaW50IGFjY2VsX2h6LCBpbnQgYWNjZWxfdWh6KQoreworCS8q IDEwMDAvMjU2bWcgcGVyIExTQiBjb252ZXJ0ZWQgaW4gwrVtL3PCsiAqLworCWNvbnN0IHVuc2ln bmVkIGludCBjb252ZXJ0ID0gKDk4MDdVICogKE1JQ1JPIC8gTUlMTEkpKSAvIDI1NlU7CisJdTY0 IHZhbHVlOworCXU2NCBmcmVxX3VoejsKKworCXZhbHVlID0gdGhyZXNob2xkICogY29udmVydDsK KwlmcmVxX3VoeiA9ICh1NjQpYWNjZWxfaHogKiBNSUNSTyArICh1NjQpYWNjZWxfdWh6OworCisJ LyogY29tcHV0ZSB0aGUgZGlmZmVyZW50aWFsIGJ5IG11bHRpcGx5aW5nIGJ5IHRoZSBmcmVxdWVu Y3kgKi8KKwlyZXR1cm4gZGl2X3U2NCh2YWx1ZSAqIGZyZXFfdWh6LCBNSUNSTyk7Cit9CisKK3N0 YXRpYyBpbnQgaW52X2ljbTQyNjA3X2FjY2VsX3NldF93b21fdGhyZXNob2xkKHN0cnVjdCBpbnZf aWNtNDI2MDdfc3RhdGUgKnN0LAorCQkJCQkJdTY0IHZhbHVlLAorCQkJCQkJaW50IGFjY2VsX2h6 LCBpbnQgYWNjZWxfdWh6KQoreworCXVuc2lnbmVkIGludCB0aHJlc2hvbGQ7CisJaW50IHJldDsK KworCS8qIGNvbnZlcnQgcm9jIHRvIHdvbSB0aHJlc2hvbGQgYW5kIGNvbnZlcnQgYmFjayB0byBo YW5kbGUgY2xpcHBpbmcgKi8KKwl0aHJlc2hvbGQgPSBpbnZfaWNtNDI2MDdfYWNjZWxfY29udmVy dF9yb2NfdG9fd29tKHZhbHVlLCBhY2NlbF9oeiwgYWNjZWxfdWh6KTsKKwl2YWx1ZSA9IGludl9p Y200MjYwN19hY2NlbF9jb252ZXJ0X3dvbV90b19yb2ModGhyZXNob2xkLCBhY2NlbF9oeiwgYWNj ZWxfdWh6KTsKKworCWRldl9kYmcocmVnbWFwX2dldF9kZXZpY2Uoc3QtPm1hcCksICJ3b21fdGhy ZXNob2xkOiAweCV4XG4iLCB0aHJlc2hvbGQpOworCisJLyogc2V0IGFjY2VsIFdvTSB0aHJlc2hv bGQgZm9yIHRoZSAzIGF4ZXMgKi8KKwlzdC0+YnVmZmVyWzBdID0gdGhyZXNob2xkOworCXN0LT5i dWZmZXJbMV0gPSB0aHJlc2hvbGQ7CisJc3QtPmJ1ZmZlclsyXSA9IHRocmVzaG9sZDsKKwlyZXQg PSByZWdtYXBfYnVsa193cml0ZShzdC0+bWFwLCBJTlZfSUNNNDI2MDdfUkVHX0FDQ0VMX1dPTV9Y X1RIUiwgc3QtPmJ1ZmZlciwgMyk7CisJaWYgKHJldCkKKwkJcmV0dXJuIHJldDsKKworCXN0LT5h cGV4LndvbS52YWx1ZSA9IHZhbHVlOworCisJcmV0dXJuIDA7Cit9CisKK3N0YXRpYyBpbnQgX2lu dl9pY200MjYwN19hY2NlbF9lbmFibGVfd29tKHN0cnVjdCBpaW9fZGV2ICppbmRpb19kZXYpCit7 CisJc3RydWN0IGludl9pY200MjYwN19zdGF0ZSAqc3QgPSBpaW9fZGV2aWNlX2dldF9kcnZkYXRh KGluZGlvX2Rldik7CisJc3RydWN0IGludl9pY200MjYwN19zZW5zb3Jfc3RhdGUgKmFjY2VsX3N0 ID0gaWlvX3ByaXYoaW5kaW9fZGV2KTsKKwlzdHJ1Y3QgaW52X2ljbTQyNjA3X3NlbnNvcl9jb25m IGNvbmYgPSBJTlZfSUNNNDI2MDdfU0VOU09SX0NPTkZfSU5JVDsKKwl1bnNpZ25lZCBpbnQgc2xl ZXBfbXMgPSAwOworCWludCByZXQ7CisKKwlzY29wZWRfZ3VhcmQobXV0ZXgsICZzdC0+bG9jaykg eworCQkvKiB0dXJuIG9uIGFjY2VsIHNlbnNvciAqLworCQljb25mLm1vZGUgPSBhY2NlbF9zdC0+ cG93ZXJfbW9kZTsKKwkJY29uZi5maWx0ZXIgPSBhY2NlbF9zdC0+ZmlsdGVyOworCQlyZXQgPSBp bnZfaWNtNDI2MDdfc2V0X2FjY2VsX2NvbmYoc3QsICZjb25mLCAmc2xlZXBfbXMpOworCQlpZiAo cmV0KQorCQkJcmV0dXJuIHJldDsKKwl9CisKKwlpZiAoc2xlZXBfbXMpCisJCW1zbGVlcChzbGVl cF9tcyk7CisKKwlzY29wZWRfZ3VhcmQobXV0ZXgsICZzdC0+bG9jaykgeworCQlyZXQgPSBpbnZf aWNtNDI2MDdfZW5hYmxlX3dvbShzdCk7CisJCWlmIChyZXQpCisJCQlyZXR1cm4gcmV0OworCQlz dC0+YXBleC5vbisrOworCQlzdC0+YXBleC53b20uZW5hYmxlID0gdHJ1ZTsKKwl9CisKKwlyZXR1 cm4gMDsKK30KKworc3RhdGljIGludCBpbnZfaWNtNDI2MDdfYWNjZWxfZW5hYmxlX3dvbShzdHJ1 Y3QgaWlvX2RldiAqaW5kaW9fZGV2KQoreworCXN0cnVjdCBpbnZfaWNtNDI2MDdfc3RhdGUgKnN0 ID0gaWlvX2RldmljZV9nZXRfZHJ2ZGF0YShpbmRpb19kZXYpOworCXN0cnVjdCBkZXZpY2UgKnBk ZXYgPSByZWdtYXBfZ2V0X2RldmljZShzdC0+bWFwKTsKKwlpbnQgcmV0OworCisJcmV0ID0gcG1f cnVudGltZV9yZXN1bWVfYW5kX2dldChwZGV2KTsKKwlpZiAocmV0KQorCQlyZXR1cm4gcmV0Owor CisJcmV0ID0gX2ludl9pY200MjYwN19hY2NlbF9lbmFibGVfd29tKGluZGlvX2Rldik7CisJaWYg KHJldCkgeworCQlwbV9ydW50aW1lX21hcmtfbGFzdF9idXN5KHBkZXYpOworCQlwbV9ydW50aW1l X3B1dF9hdXRvc3VzcGVuZChwZGV2KTsKKwkJcmV0dXJuIHJldDsKKwl9CisKKwlyZXR1cm4gMDsK K30KKworc3RhdGljIGludCBfaW52X2ljbTQyNjA3X2FjY2VsX2Rpc2FibGVfd29tKHN0cnVjdCBp aW9fZGV2ICppbmRpb19kZXYpCit7CisJc3RydWN0IGludl9pY200MjYwN19zdGF0ZSAqc3QgPSBp aW9fZGV2aWNlX2dldF9kcnZkYXRhKGluZGlvX2Rldik7CisJc3RydWN0IGludl9pY200MjYwN19z ZW5zb3JfY29uZiBjb25mID0gSU5WX0lDTTQyNjA3X1NFTlNPUl9DT05GX0lOSVQ7CisJdW5zaWdu ZWQgaW50IHNsZWVwX21zID0gMDsKKwlpbnQgcmV0OworCisJc2NvcGVkX2d1YXJkKG11dGV4LCAm c3QtPmxvY2spIHsKKwkJLyoKKwkJICogQ29uc2lkZXIgdGhhdCB0dXJuaW5nIG9mZiBXb00gaXMg YWx3YXlzIHdvcmtpbmcgdG8gYXZvaWQKKwkJICogYmxvY2tpbmcgdGhlIGNoaXAgaW4gb24gbW9k ZSBhbmQgcHJldmVudCBnb2luZyBiYWNrIHRvIHNsZWVwLgorCQkgKiBJZiB0aGVyZSBpcyBhbiBl cnJvciwgdGhlIGNoaXAgd2lsbCBhbnl3YXkgZ28gYmFjayB0byBzbGVlcAorCQkgKiBhbmQgdGhl IGZlYXR1cmUgd2lsbCBub3Qgd29yayBhbnltb3JlLgorCQkgKi8KKwkJc3QtPmFwZXgud29tLmVu YWJsZSA9IGZhbHNlOworCQlzdC0+YXBleC5vbi0tOworCQlyZXQgPSBpbnZfaWNtNDI2MDdfZGlz YWJsZV93b20oc3QpOworCQlpZiAocmV0KQorCQkJcmV0dXJuIHJldDsKKwkJLyogdHVybiBvZmYg YWNjZWwgc2Vuc29yIGlmIG5vdCB1c2VkICovCisJCWlmICghc3QtPmFwZXgub24gJiYgIWlpb19i dWZmZXJfZW5hYmxlZChpbmRpb19kZXYpKSB7CisJCQljb25mLm1vZGUgPSBJTlZfSUNNNDI2MDdf U0VOU09SX01PREVfT0ZGOworCQkJcmV0ID0gaW52X2ljbTQyNjA3X3NldF9hY2NlbF9jb25mKHN0 LCAmY29uZiwgJnNsZWVwX21zKTsKKwkJCWlmIChyZXQpCisJCQkJcmV0dXJuIHJldDsKKwkJfQor CX0KKworCWlmIChzbGVlcF9tcykKKwkJbXNsZWVwKHNsZWVwX21zKTsKKworCXJldHVybiAwOwor fQorCitzdGF0aWMgaW50IGludl9pY200MjYwN19hY2NlbF9kaXNhYmxlX3dvbShzdHJ1Y3QgaWlv X2RldiAqaW5kaW9fZGV2KQoreworCXN0cnVjdCBpbnZfaWNtNDI2MDdfc3RhdGUgKnN0ID0gaWlv X2RldmljZV9nZXRfZHJ2ZGF0YShpbmRpb19kZXYpOworCXN0cnVjdCBkZXZpY2UgKnBkZXYgPSBy ZWdtYXBfZ2V0X2RldmljZShzdC0+bWFwKTsKKwlpbnQgcmV0OworCisJcmV0ID0gX2ludl9pY200 MjYwN19hY2NlbF9kaXNhYmxlX3dvbShpbmRpb19kZXYpOworCisJcG1fcnVudGltZV9tYXJrX2xh c3RfYnVzeShwZGV2KTsKKwlwbV9ydW50aW1lX3B1dF9hdXRvc3VzcGVuZChwZGV2KTsKKworCXJl dHVybiByZXQ7Cit9CisKK3ZvaWQgaW52X2ljbTQyNjA3X2FjY2VsX2hhbmRsZV9ldmVudHMoc3Ry dWN0IGlpb19kZXYgKmluZGlvX2RldiwKKwkJCQkgICAgICB1bnNpZ25lZCBpbnQgc3RhdHVzMiwg dW5zaWduZWQgaW50IHN0YXR1czMsCisJCQkJICAgICAgczY0IHRpbWVzdGFtcCkKK3sKKwlzdHJ1 Y3QgaW52X2ljbTQyNjA3X3N0YXRlICpzdCA9IGlpb19kZXZpY2VfZ2V0X2RydmRhdGEoaW5kaW9f ZGV2KTsKKwl1NjQgZXZfY29kZTsKKworCS8qIGhhbmRsZSBXb00gZXZlbnQgKi8KKwlpZiAoc3Qt PmFwZXgud29tLmVuYWJsZSAmJiAoc3RhdHVzMiAmIElOVl9JQ000MjYwN19JTlRfU1RBVFVTMl9X T01fSU5UKSkgeworCQlldl9jb2RlID0gSUlPX01PRF9FVkVOVF9DT0RFKElJT19BQ0NFTCwgMCwg SUlPX01PRF9YX09SX1lfT1JfWiwKKwkJCQkJICAgICBJSU9fRVZfVFlQRV9ST0MsIElJT19FVl9E SVJfUklTSU5HKTsKKwkJaWlvX3B1c2hfZXZlbnQoaW5kaW9fZGV2LCBldl9jb2RlLCB0aW1lc3Rh bXApOworCX0KK30KKwogc3RhdGljIGNvbnN0IGludCBpbnZfaWNtNDI2MDdfYWNjZWxfc2NhbGVf bmFub1tdWzJdID0gewogCVtJTlZfSUNNNDI2MDdfQUNDRUxfRlNfMTZHXSA9IHsgMCwgNDc4ODQw MyB9LAogCVtJTlZfSUNNNDI2MDdfQUNDRUxfRlNfOEddID0geyAwLCAyMzk0MjAyIH0sCkBAIC00 NjQsNiArNjUwLDkgQEAgc3RhdGljIGludCBpbnZfaWNtNDI2MDdfYWNjZWxfd3JpdGVfb2RyKHN0 cnVjdCBpaW9fZGV2ICppbmRpb19kZXYsCiAJCXJldHVybiByZXQ7CiAKIAlyZXQgPSBpbnZfaWNt NDI2MDdfc2V0X2FjY2VsX2NvbmYoc3QsICZjb25mLCBOVUxMKTsKKwlpZiAocmV0KQorCQlyZXR1 cm4gcmV0OworCXJldCA9IGludl9pY200MjYwN19hY2NlbF9zZXRfd29tX3RocmVzaG9sZChzdCwg c3QtPmFwZXgud29tLnZhbHVlLCB2YWwsIHZhbDIpOwogCWlmIChyZXQpCiAJCXJldHVybiByZXQ7 CiAKQEAgLTU3OCw2ICs3NjcsMTE2IEBAIHN0YXRpYyBpbnQgaW52X2ljbTQyNjA3X2FjY2VsX2h3 Zmlmb19mbHVzaChzdHJ1Y3QgaWlvX2RldiAqaW5kaW9fZGV2LAogCXJldHVybiBzdC0+Zmlmby5u Yi5hY2NlbDsKIH0KIAorc3RhdGljIGludCBpbnZfaWNtNDI2MDdfYWNjZWxfcmVhZF9ldmVudF9j b25maWcoc3RydWN0IGlpb19kZXYgKmluZGlvX2RldiwKKwkJCQkJCWNvbnN0IHN0cnVjdCBpaW9f Y2hhbl9zcGVjICpjaGFuLAorCQkJCQkJZW51bSBpaW9fZXZlbnRfdHlwZSB0eXBlLAorCQkJCQkJ ZW51bSBpaW9fZXZlbnRfZGlyZWN0aW9uIGRpcikKK3sKKwlzdHJ1Y3QgaW52X2ljbTQyNjA3X3N0 YXRlICpzdCA9IGlpb19kZXZpY2VfZ2V0X2RydmRhdGEoaW5kaW9fZGV2KTsKKworCS8qIGhhbmRs ZSBvbmx5IFdvTSAocm9jIHJpc2luZykgZXZlbnQgKi8KKwlpZiAodHlwZSAhPSBJSU9fRVZfVFlQ RV9ST0MgfHwgZGlyICE9IElJT19FVl9ESVJfUklTSU5HKQorCQlyZXR1cm4gLUVJTlZBTDsKKwor CWd1YXJkKG11dGV4KSgmc3QtPmxvY2spOworCisJcmV0dXJuIHN0LT5hcGV4LndvbS5lbmFibGUg PyAxIDogMDsKK30KKworc3RhdGljIGludCBpbnZfaWNtNDI2MDdfYWNjZWxfd3JpdGVfZXZlbnRf Y29uZmlnKHN0cnVjdCBpaW9fZGV2ICppbmRpb19kZXYsCisJCQkJCQkgY29uc3Qgc3RydWN0IGlp b19jaGFuX3NwZWMgKmNoYW4sCisJCQkJCQkgZW51bSBpaW9fZXZlbnRfdHlwZSB0eXBlLAorCQkJ CQkJIGVudW0gaWlvX2V2ZW50X2RpcmVjdGlvbiBkaXIsCisJCQkJCQkgYm9vbCBzdGF0ZSkKK3sK KwlzdHJ1Y3QgaW52X2ljbTQyNjA3X3N0YXRlICpzdCA9IGlpb19kZXZpY2VfZ2V0X2RydmRhdGEo aW5kaW9fZGV2KTsKKworCS8qIGhhbmRsZSBvbmx5IFdvTSAocm9jIHJpc2luZykgZXZlbnQgKi8K KwlpZiAodHlwZSAhPSBJSU9fRVZfVFlQRV9ST0MgfHwgZGlyICE9IElJT19FVl9ESVJfUklTSU5H KQorCQlyZXR1cm4gLUVJTlZBTDsKKworCXNjb3BlZF9ndWFyZChtdXRleCwgJnN0LT5sb2NrKSB7 CisJCWlmIChzdC0+YXBleC53b20uZW5hYmxlID09IHN0YXRlKQorCQkJcmV0dXJuIDA7CisJfQor CisJaWYgKHN0YXRlKQorCQlyZXR1cm4gaW52X2ljbTQyNjA3X2FjY2VsX2VuYWJsZV93b20oaW5k aW9fZGV2KTsKKworCXJldHVybiBpbnZfaWNtNDI2MDdfYWNjZWxfZGlzYWJsZV93b20oaW5kaW9f ZGV2KTsKK30KKworc3RhdGljIGludCBpbnZfaWNtNDI2MDdfYWNjZWxfcmVhZF9ldmVudF92YWx1 ZShzdHJ1Y3QgaWlvX2RldiAqaW5kaW9fZGV2LAorCQkJCQkgICAgICAgY29uc3Qgc3RydWN0IGlp b19jaGFuX3NwZWMgKmNoYW4sCisJCQkJCSAgICAgICBlbnVtIGlpb19ldmVudF90eXBlIHR5cGUs CisJCQkJCSAgICAgICBlbnVtIGlpb19ldmVudF9kaXJlY3Rpb24gZGlyLAorCQkJCQkgICAgICAg ZW51bSBpaW9fZXZlbnRfaW5mbyBpbmZvLAorCQkJCQkgICAgICAgaW50ICp2YWwsIGludCAqdmFs MikKK3sKKwlzdHJ1Y3QgaW52X2ljbTQyNjA3X3N0YXRlICpzdCA9IGlpb19kZXZpY2VfZ2V0X2Ry dmRhdGEoaW5kaW9fZGV2KTsKKwl1MzIgcmVtOworCisJLyogaGFuZGxlIG9ubHkgV29NIChyb2Mg cmlzaW5nKSBldmVudCB2YWx1ZSAqLworCWlmICh0eXBlICE9IElJT19FVl9UWVBFX1JPQyB8fCBk aXIgIT0gSUlPX0VWX0RJUl9SSVNJTkcpCisJCXJldHVybiAtRUlOVkFMOworCisJZ3VhcmQobXV0 ZXgpKCZzdC0+bG9jayk7CisKKwkvKiByZXR1cm4gdmFsdWUgaW4gbWljcm8gKi8KKwkqdmFsID0g ZGl2X3U2NF9yZW0oc3QtPmFwZXgud29tLnZhbHVlLCBNSUNSTywgJnJlbSk7CisJKnZhbDIgPSBy ZW07CisJcmV0dXJuIElJT19WQUxfSU5UX1BMVVNfTUlDUk87Cit9CisKK3N0YXRpYyBpbnQgX2lu dl9pY200MjYwN19hY2NlbF93b21fdmFsdWUoc3RydWN0IGludl9pY200MjYwN19zdGF0ZSAqc3Qs CisJCQkJCSBpbnQgdmFsLCBpbnQgdmFsMikKK3sKKwl1NjQgdmFsdWU7CisJdW5zaWduZWQgaW50 IGFjY2VsX2h6LCBhY2NlbF91aHo7CisJaW50IHJldDsKKworCWd1YXJkKG11dGV4KSgmc3QtPmxv Y2spOworCisJcmV0ID0gaW52X2ljbTQyNjA3X2FjY2VsX3JlYWRfb2RyKHN0LCAmYWNjZWxfaHos ICZhY2NlbF91aHopOworCWlmIChyZXQgPCAwKQorCQlyZXR1cm4gcmV0OworCisJdmFsdWUgPSAo dTY0KXZhbCAqIE1JQ1JPICsgKHU2NCl2YWwyOworCisJcmV0dXJuIGludl9pY200MjYwN19hY2Nl bF9zZXRfd29tX3RocmVzaG9sZChzdCwgdmFsdWUsCisJCQkJCQkgICAgYWNjZWxfaHosIGFjY2Vs X3Voeik7Cit9CisKK3N0YXRpYyBpbnQgaW52X2ljbTQyNjA3X2FjY2VsX3dyaXRlX2V2ZW50X3Zh bHVlKHN0cnVjdCBpaW9fZGV2ICppbmRpb19kZXYsCisJCQkJCQljb25zdCBzdHJ1Y3QgaWlvX2No YW5fc3BlYyAqY2hhbiwKKwkJCQkJCWVudW0gaWlvX2V2ZW50X3R5cGUgdHlwZSwKKwkJCQkJCWVu dW0gaWlvX2V2ZW50X2RpcmVjdGlvbiBkaXIsCisJCQkJCQllbnVtIGlpb19ldmVudF9pbmZvIGlu Zm8sCisJCQkJCQlpbnQgdmFsLCBpbnQgdmFsMikKK3sKKwlzdHJ1Y3QgaW52X2ljbTQyNjA3X3N0 YXRlICpzdCA9IGlpb19kZXZpY2VfZ2V0X2RydmRhdGEoaW5kaW9fZGV2KTsKKwlzdHJ1Y3QgZGV2 aWNlICpkZXYgPSByZWdtYXBfZ2V0X2RldmljZShzdC0+bWFwKTsKKwlpbnQgcmV0OworCisJLyog aGFuZGxlIG9ubHkgV29NIChyb2MgcmlzaW5nKSBldmVudCB2YWx1ZSAqLworCWlmICh0eXBlICE9 IElJT19FVl9UWVBFX1JPQyB8fCBkaXIgIT0gSUlPX0VWX0RJUl9SSVNJTkcpCisJCXJldHVybiAt RUlOVkFMOworCisJaWYgKHZhbCA8IDAgfHwgdmFsMiA8IDApCisJCXJldHVybiAtRUlOVkFMOwor CisJcmV0ID0gcG1fcnVudGltZV9yZXN1bWVfYW5kX2dldChkZXYpOworCWlmIChyZXQpCisJCXJl dHVybiByZXQ7CisKKwlyZXQgPSBfaW52X2ljbTQyNjA3X2FjY2VsX3dvbV92YWx1ZShzdCwgdmFs LCB2YWwyKTsKKworCXBtX3J1bnRpbWVfbWFya19sYXN0X2J1c3koZGV2KTsKKwlwbV9ydW50aW1l X3B1dF9hdXRvc3VzcGVuZChkZXYpOworCisJcmV0dXJuIHJldDsKK30KKwogc3RhdGljIGNvbnN0 IHN0cnVjdCBpaW9faW5mbyBpbnZfaWNtNDI2MDdfYWNjZWxfaW5mbyA9IHsKIAkucmVhZF9yYXcg PSBpbnZfaWNtNDI2MDdfYWNjZWxfcmVhZF9yYXcsCiAJLndyaXRlX3JhdyA9IGludl9pY200MjYw N19hY2NlbF93cml0ZV9yYXcsCkBAIC01ODYsNiArODg1LDEwIEBAIHN0YXRpYyBjb25zdCBzdHJ1 Y3QgaWlvX2luZm8gaW52X2ljbTQyNjA3X2FjY2VsX2luZm8gPSB7CiAJLnVwZGF0ZV9zY2FuX21v ZGUgPSBpbnZfaWNtNDI2MDdfYWNjZWxfdXBkYXRlX3NjYW5fbW9kZSwKIAkuaHdmaWZvX3NldF93 YXRlcm1hcmsgPSBpbnZfaWNtNDI2MDdfYWNjZWxfaHdmaWZvX3NldF93YXRlcm1hcmssCiAJLmh3 Zmlmb19mbHVzaF90b19idWZmZXIgPSBpbnZfaWNtNDI2MDdfYWNjZWxfaHdmaWZvX2ZsdXNoLAor CS5yZWFkX2V2ZW50X2NvbmZpZyA9IGludl9pY200MjYwN19hY2NlbF9yZWFkX2V2ZW50X2NvbmZp ZywKKwkud3JpdGVfZXZlbnRfY29uZmlnID0gaW52X2ljbTQyNjA3X2FjY2VsX3dyaXRlX2V2ZW50 X2NvbmZpZywKKwkucmVhZF9ldmVudF92YWx1ZSA9IGludl9pY200MjYwN19hY2NlbF9yZWFkX2V2 ZW50X3ZhbHVlLAorCS53cml0ZV9ldmVudF92YWx1ZSA9IGludl9pY200MjYwN19hY2NlbF93cml0 ZV9ldmVudF92YWx1ZSwKIH07CiAKIHN0cnVjdCBpaW9fZGV2ICppbnZfaWNtNDI2MDdfYWNjZWxf aW5pdChzdHJ1Y3QgaW52X2ljbTQyNjA3X3N0YXRlICpzdCkKZGlmZiAtLWdpdCBhL2RyaXZlcnMv aWlvL2ltdS9pbnZfaWNtNDI2MDcvaW52X2ljbTQyNjA3X2NvcmUuYyBiL2RyaXZlcnMvaWlvL2lt dS9pbnZfaWNtNDI2MDcvaW52X2ljbTQyNjA3X2NvcmUuYwppbmRleCA1YzIwMTBkODI1NmYuLjQ4 MGZlMTc0MWEwNCAxMDA2NDQKLS0tIGEvZHJpdmVycy9paW8vaW11L2ludl9pY200MjYwNy9pbnZf aWNtNDI2MDdfY29yZS5jCisrKyBiL2RyaXZlcnMvaWlvL2ltdS9pbnZfaWNtNDI2MDcvaW52X2lj bTQyNjA3X2NvcmUuYwpAQCAtMjM4LDYgKzIzOCwzOSBAQCBpbnQgaW52X2ljbTQyNjA3X3NldF90 ZW1wX2NvbmYoc3RydWN0IGludl9pY200MjYwN19zdGF0ZSAqc3QsIGJvb2wgZW5hYmxlLAogCQkJ CQkgIHNsZWVwX21zKTsKIH0KIAoraW50IGludl9pY200MjYwN19lbmFibGVfd29tKHN0cnVjdCBp bnZfaWNtNDI2MDdfc3RhdGUgKnN0KQoreworCWludCByZXQ7CisKKwkvKiBlbmFibGUgV29NIGhh cmR3YXJlICovCisJcmV0ID0gcmVnbWFwX3dyaXRlKHN0LT5tYXAsIElOVl9JQ000MjYwN19SRUdf V09NX0NPTkZJRywKKwkJCSAgIEZJRUxEX1BSRVAoSU5WX0lDTTQyNjA3X1dPTV9DT05GSUdfSU5U X0RVUl9NQVNLLCAxKSB8CisJCQkgICBJTlZfSUNNNDI2MDdfV09NX0NPTkZJR19NT0RFIHwKKwkJ CSAgIElOVl9JQ000MjYwN19XT01fQ09ORklHX0VOKTsKKwlpZiAocmV0KQorCQlyZXR1cm4gcmV0 OworCisJLyogZW5hYmxlIFdvTSBpbnRlcnJ1cHQgKi8KKwlyZXR1cm4gcmVnbWFwX3NldF9iaXRz KHN0LT5tYXAsIElOVl9JQ000MjYwN19SRUdfSU5UX1NPVVJDRTEsCisJCQkgICAgICAgSU5WX0lD TTQyNjA3X0lOVF9TT1VSQ0UxX1dPTV9JTlQxX0VOKTsKK30KKworaW50IGludl9pY200MjYwN19k aXNhYmxlX3dvbShzdHJ1Y3QgaW52X2ljbTQyNjA3X3N0YXRlICpzdCkKK3sKKwlpbnQgcmV0Owor CisJLyogZGlzYWJsZSBXb00gaW50ZXJydXB0ICovCisJcmV0ID0gcmVnbWFwX2NsZWFyX2JpdHMo c3QtPm1hcCwgSU5WX0lDTTQyNjA3X1JFR19JTlRfU09VUkNFMSwKKwkJCQlJTlZfSUNNNDI2MDdf SU5UX1NPVVJDRTFfV09NX0lOVDFfRU4pOworCWlmIChyZXQpCisJCXJldHVybiByZXQ7CisKKwkv KiBkaXNhYmxlIFdvTSBoYXJkd2FyZSAqLworCXJldHVybiByZWdtYXBfY2xlYXJfYml0cyhzdC0+ bWFwLCBJTlZfSUNNNDI2MDdfUkVHX1dPTV9DT05GSUcsCisJCQkJIElOVl9JQ000MjYwN19XT01f Q09ORklHX0VOKTsKK30KKworCiBpbnQgaW52X2ljbTQyNjA3X2RlYnVnZnNfcmVnKHN0cnVjdCBp aW9fZGV2ICppbmRpb19kZXYsIHVuc2lnbmVkIGludCByZWcsCiAJCQkgICAgIHVuc2lnbmVkIGlu dCB3cml0ZXZhbCwgdW5zaWduZWQgaW50ICpyZWFkdmFsKQogewpAQCAtMzYxLDYgKzM5NCwxMDkg QEAgc3RhdGljIGludCBpbnZfaWNtNDI2MDdfc2V0dXAoc3RydWN0IGludl9pY200MjYwN19zdGF0 ZSAqc3QsCiAJcmV0dXJuIGludl9pY200MjYwN19zZXRfY29uZihzdCwgaHctPmNvbmYpOwogfQog CitzdGF0aWMgaXJxcmV0dXJuX3QgaW52X2ljbTQyNjA3X2lycV90aW1lc3RhbXAoaW50IGlycSwg dm9pZCAqX2RhdGEpCit7CisJc3RydWN0IGludl9pY200MjYwN19zdGF0ZSAqc3QgPSBfZGF0YTsK KworCXN0LT50aW1lc3RhbXAuZ3lybyA9IGlpb19nZXRfdGltZV9ucyhzdC0+aW5kaW9fZ3lybyk7 CisJc3QtPnRpbWVzdGFtcC5hY2NlbCA9IGlpb19nZXRfdGltZV9ucyhzdC0+aW5kaW9fYWNjZWwp OworCisJcmV0dXJuIElSUV9XQUtFX1RIUkVBRDsKK30KKworc3RhdGljIGlycXJldHVybl90IGlu dl9pY200MjYwN19pcnFfaGFuZGxlcihpbnQgaXJxLCB2b2lkICpfZGF0YSkKK3sKKwlzdHJ1Y3Qg aW52X2ljbTQyNjA3X3N0YXRlICpzdCA9IF9kYXRhOworCXN0cnVjdCBkZXZpY2UgKmRldiA9IHJl Z21hcF9nZXRfZGV2aWNlKHN0LT5tYXApOworCXVuc2lnbmVkIGludCBzdGF0dXM7CisJaW50IHJl dDsKKworCW11dGV4X2xvY2soJnN0LT5sb2NrKTsKKworCWlmIChzdC0+YXBleC5vbikgeworCQl1 bnNpZ25lZCBpbnQgc3RhdHVzMiwgc3RhdHVzMzsKKworCQkvKiByZWFkIElOVF9TVEFUVVMyIGFu ZCBJTlRfU1RBVFVTMyBpbiAxIG9wZXJhdGlvbiAqLworCQlyZXQgPSByZWdtYXBfYnVsa19yZWFk KHN0LT5tYXAsIElOVl9JQ000MjYwN19SRUdfSU5UX1NUQVRVUzIsIHN0LT5idWZmZXIsIDIpOwor CQlpZiAocmV0KQorCQkJZ290byBvdXRfdW5sb2NrOworCQlzdGF0dXMyID0gc3QtPmJ1ZmZlclsw XTsKKwkJc3RhdHVzMyA9IHN0LT5idWZmZXJbMV07CisJCWludl9pY200MjYwN19hY2NlbF9oYW5k bGVfZXZlbnRzKHN0LT5pbmRpb19hY2NlbCwgc3RhdHVzMiwgc3RhdHVzMywKKwkJCQkJCSBzdC0+ dGltZXN0YW1wLmFjY2VsKTsKKwl9CisKKwlyZXQgPSByZWdtYXBfcmVhZChzdC0+bWFwLCBJTlZf SUNNNDI2MDdfUkVHX0lOVF9TVEFUVVMsICZzdGF0dXMpOworCWlmIChyZXQpCisJCWdvdG8gb3V0 X3VubG9jazsKKworCWlmIChzdGF0dXMgJiBJTlZfSUNNNDI2MDdfSU5UX1NUQVRVU19GSUZPX0ZV TEwpCisJCWRldl93YXJuKGRldiwgIkZJRk8gZnVsbCBkYXRhIGxvc3QhXG4iKTsKKworCWlmIChz dGF0dXMgJiBJTlZfSUNNNDI2MDdfSU5UX1NUQVRVU19GSUZPX1RIUykgeworCQlyZXQgPSBpbnZf aWNtNDI2MDdfYnVmZmVyX2ZpZm9fcmVhZChzdCwgMCk7CisJCWlmIChyZXQpIHsKKwkJCWRldl9l cnIoZGV2LCAiRklGTyByZWFkIGVycm9yICVkXG4iLCByZXQpOworCQkJZ290byBvdXRfdW5sb2Nr OworCQl9CisJCXJldCA9IGludl9pY200MjYwN19idWZmZXJfZmlmb19wYXJzZShzdCk7CisJCWlm IChyZXQpCisJCQlkZXZfZXJyKGRldiwgIkZJRk8gcGFyc2luZyBlcnJvciAlZFxuIiwgcmV0KTsK Kwl9CisKK291dF91bmxvY2s6CisJbXV0ZXhfdW5sb2NrKCZzdC0+bG9jayk7CisJcmV0dXJuIElS UV9IQU5ETEVEOworfQorCisvKioKKyAqIGludl9pY200MjYwN19pcnFfaW5pdCgpIC0gaW5pdGlh bGl6ZSBpbnQgcGluIGFuZCBpbnRlcnJ1cHQgaGFuZGxlcgorICogQHN0OgkJZHJpdmVyIGludGVy bmFsIHN0YXRlCisgKiBAaXJxOglpcnEgbnVtYmVyCisgKiBAaXJxX3R5cGU6CWlycSB0cmlnZ2Vy IHR5cGUKKyAqIEBvcGVuX2RyYWluOgl0cnVlIGlmIGlycSBpcyBvcGVuIGRyYWluLCBmYWxzZSBm b3IgcHVzaC1wdWxsCisgKgorICogUmV0dXJucyAwIG9uIHN1Y2Nlc3MsIGEgbmVnYXRpdmUgZXJy b3IgY29kZSBvdGhlcndpc2UuCisgKi8KK3N0YXRpYyBpbnQgaW52X2ljbTQyNjA3X2lycV9pbml0 KHN0cnVjdCBpbnZfaWNtNDI2MDdfc3RhdGUgKnN0LCBpbnQgaXJxLAorCQkJCWludCBpcnFfdHlw ZSwgYm9vbCBvcGVuX2RyYWluKQoreworCXN0cnVjdCBkZXZpY2UgKmRldiA9IHJlZ21hcF9nZXRf ZGV2aWNlKHN0LT5tYXApOworCXVuc2lnbmVkIGludCB2YWwgPSAwOworCWludCByZXQ7CisKKwlz d2l0Y2ggKGlycV90eXBlKSB7CisJY2FzZSBJUlFGX1RSSUdHRVJfUklTSU5HOgorCWNhc2UgSVJR Rl9UUklHR0VSX0hJR0g6CisJCXZhbCA9IElOVl9JQ000MjYwN19JTlRfQ09ORklHX0lOVDFfQUNU SVZFX0hJR0g7CisJCWJyZWFrOworCWRlZmF1bHQ6CisJCXZhbCA9IElOVl9JQ000MjYwN19JTlRf Q09ORklHX0lOVDFfQUNUSVZFX0xPVzsKKwkJYnJlYWs7CisJfQorCisJc3dpdGNoIChpcnFfdHlw ZSkgeworCWNhc2UgSVJRRl9UUklHR0VSX0xPVzoKKwljYXNlIElSUUZfVFJJR0dFUl9ISUdIOgor CQl2YWwgfD0gSU5WX0lDTTQyNjA3X0lOVF9DT05GSUdfSU5UMV9MQVRDSEVEOworCQlicmVhazsK KwlkZWZhdWx0OgorCQlicmVhazsKKwl9CisKKwlpZiAoIW9wZW5fZHJhaW4pCisJCXZhbCB8PSBJ TlZfSUNNNDI2MDdfSU5UX0NPTkZJR19JTlQxX1BVU0hfUFVMTDsKKworCXJldCA9IHJlZ21hcF93 cml0ZShzdC0+bWFwLCBJTlZfSUNNNDI2MDdfUkVHX0lOVF9DT05GSUcsIHZhbCk7CisJaWYgKHJl dCkKKwkJcmV0dXJuIHJldDsKKworCWlycV90eXBlIHw9IElSUUZfT05FU0hPVDsKKwlyZXR1cm4g ZGV2bV9yZXF1ZXN0X3RocmVhZGVkX2lycShkZXYsIGlycSwgaW52X2ljbTQyNjA3X2lycV90aW1l c3RhbXAsCisJCQkJCSBpbnZfaWNtNDI2MDdfaXJxX2hhbmRsZXIsIGlycV90eXBlLAorCQkJCQkg c3QtPm5hbWUsIHN0KTsKK30KKwogc3RhdGljIGludCBpbnZfaWNtNDI2MDdfZW5hYmxlX3ZkZGlv X3JlZyhzdHJ1Y3QgaW52X2ljbTQyNjA3X3N0YXRlICpzdCkKIHsKIAlpbnQgcmV0OwpAQCAtMzg3 LDcgKzUyMyw3IEBAIGludCBpbnZfaWNtNDI2MDdfY29yZV9wcm9iZShzdHJ1Y3QgcmVnbWFwICpy ZWdtYXAsIGludCBjaGlwLAogCXN0cnVjdCBkZXZpY2UgKmRldiA9IHJlZ21hcF9nZXRfZGV2aWNl KHJlZ21hcCk7CiAJc3RydWN0IGZ3bm9kZV9oYW5kbGUgKmZ3bm9kZSA9IGRldl9md25vZGUoZGV2 KTsKIAlzdHJ1Y3QgaW52X2ljbTQyNjA3X3N0YXRlICpzdDsKLQlpbnQgaXJxOworCWludCBpcnEs IGlycV90eXBlOwogCWJvb2wgb3Blbl9kcmFpbjsKIAlpbnQgcmV0OwogCkBAIC00MDIsNiArNTM4 LDkgQEAgaW50IGludl9pY200MjYwN19jb3JlX3Byb2JlKHN0cnVjdCByZWdtYXAgKnJlZ21hcCwg aW50IGNoaXAsCiAJaWYgKGlycSA8IDApCiAJCXJldHVybiBkZXZfZXJyX3Byb2JlKGRldiwgaXJx LCAiZXJyb3IgbWlzc2luZyBJTlQxIGludGVycnVwdFxuIik7CiAKKwlpcnFfdHlwZSA9IGlycV9n ZXRfdHJpZ2dlcl90eXBlKGlycSk7CisJaWYgKCFpcnFfdHlwZSkKKwkJaXJxX3R5cGUgPSBJUlFG X1RSSUdHRVJfRkFMTElORzsKIAlvcGVuX2RyYWluID0gZGV2aWNlX3Byb3BlcnR5X3JlYWRfYm9v bChkZXYsICJkcml2ZS1vcGVuLWRyYWluIik7CiAKIAlzdCA9IGRldm1fa3phbGxvYyhkZXYsIHNp emVvZigqc3QpLCBHRlBfS0VSTkVMKTsKQEAgLTQ1NSw2ICs1OTQsMTEgQEAgaW50IGludl9pY200 MjYwN19jb3JlX3Byb2JlKHN0cnVjdCByZWdtYXAgKnJlZ21hcCwgaW50IGNoaXAsCiAJaWYgKElT X0VSUihzdC0+aW5kaW9fYWNjZWwpKQogCQlyZXR1cm4gUFRSX0VSUihzdC0+aW5kaW9fYWNjZWwp OwogCisJLyogSW5pdGlhbGl6ZSBpbnRlcnJ1cHQgaGFuZGxpbmcgKi8KKwlyZXQgPSBpbnZfaWNt NDI2MDdfaXJxX2luaXQoc3QsIGlycSwgaXJxX3R5cGUsIG9wZW5fZHJhaW4pOworCWlmIChyZXQp CisJCXJldHVybiByZXQ7CisKIAlyZXQgPSBkZXZtX3BtX3J1bnRpbWVfc2V0X2FjdGl2ZV9lbmFi bGVkKGRldik7CiAJaWYgKHJldCkKIAkJcmV0dXJuIHJldDsKQEAgLTUwMiw2ICs2NDYsMTIgQEAg c3RhdGljIGludCBpbnZfaWNtNDI2MDdfc3VzcGVuZChzdHJ1Y3QgZGV2aWNlICpkZXYpCiAJCWVu YWJsZV9pcnFfd2FrZShzdC0+aXJxKTsKIAkJZGlzYWJsZV9pcnEoc3QtPmlycSk7CiAJfSBlbHNl IHsKKwkJLyogZGlzYWJsZSBBUEVYIGZlYXR1cmVzIGFuZCBhY2NlbCBpZiB3YWtldXAgZGlzYWJs ZWQgKi8KKwkJaWYgKHN0LT5hcGV4LndvbS5lbmFibGUpIHsKKwkJCXJldCA9IGludl9pY200MjYw N19kaXNhYmxlX3dvbShzdCk7CisJCQlpZiAocmV0KQorCQkJCXJldHVybiByZXQ7CisJCX0KIAkJ YWNjZWxfY29uZiA9IElOVl9JQ000MjYwN19TRU5TT1JfTU9ERV9PRkY7CiAJfQogCkBAIC01NTUs NiArNzA1LDEzIEBAIHN0YXRpYyBpbnQgaW52X2ljbTQyNjA3X3Jlc3VtZShzdHJ1Y3QgZGV2aWNl ICpkZXYpCiAJaWYgKHJldCkKIAkJcmV0dXJuIHJldDsKIAorCS8qIHJlc3RvcmUgQVBFWCBmZWF0 dXJlcyBpZiBkaXNhYmxlZCAqLworCWlmICghd2FrZXVwICYmIHN0LT5hcGV4LndvbS5lbmFibGUp IHsKKwkJcmV0ID0gaW52X2ljbTQyNjA3X2VuYWJsZV93b20oc3QpOworCQlpZiAocmV0KQorCQkJ cmV0dXJuIHJldDsKKwl9CisKIAlpZiAoc3QtPmZpZm8ub24pIHsKIAkJaW52X3NlbnNvcnNfdGlt ZXN0YW1wX3Jlc2V0KCZneXJvX3N0LT50cyk7CiAJCWludl9zZW5zb3JzX3RpbWVzdGFtcF9yZXNl dCgmYWNjZWxfc3QtPnRzKTsKLS0gCjIuNDMuMAoKCl9fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fCkxpbnV4LXJvY2tjaGlwIG1haWxpbmcgbGlzdApMaW51eC1y b2NrY2hpcEBsaXN0cy5pbmZyYWRlYWQub3JnCmh0dHA6Ly9saXN0cy5pbmZyYWRlYWQub3JnL21h aWxtYW4vbGlzdGluZm8vbGludXgtcm9ja2NoaXAK