From: Nathan Chen <nathanc@nvidia.com>
To: qemu-arm@nongnu.org, qemu-devel@nongnu.org
Cc: "Eric Auger" <eric.auger@redhat.com>,
"Peter Maydell" <peter.maydell@linaro.org>,
"Philippe Mathieu-Daudé" <philmd@linaro.org>,
"Zhao Liu" <zhao1.liu@intel.com>, "Matt Ochs" <mochs@nvidia.com>,
"Nicolin Chen" <nicolinc@nvidia.com>,
"Shameer Kolothum" <skolothumtho@nvidia.com>,
"Nathan Chen" <nathanc@nvidia.com>
Subject: [PATCH v3 7/7] qemu-options.hx: Support "auto" for accel SMMUv3 properties
Date: Tue, 12 May 2026 12:35:20 -0700 [thread overview]
Message-ID: <20260512193520.3109172-8-nathanc@nvidia.com> (raw)
In-Reply-To: <20260512193520.3109172-1-nathanc@nvidia.com>
From: Nathan Chen <nathanc@nvidia.com>
Update documentation now that "auto" is supported for accelerated SMMUv3
properties.
Signed-off-by: Nathan Chen <nathanc@nvidia.com>
---
qemu-options.hx | 25 +++++++++++++++++++------
1 file changed, 19 insertions(+), 6 deletions(-)
diff --git a/qemu-options.hx b/qemu-options.hx
index 96ae41f787..46b02a1bb3 100644
--- a/qemu-options.hx
+++ b/qemu-options.hx
@@ -1291,30 +1291,43 @@ SRST
Enabling accel configures the host SMMUv3 in nested mode to support
vfio-pci passthrough.
- The following options are available when accel=on.
- Note: 'auto' mode is not currently supported.
+ The following options will be set to auto by default if not manually
+ set. When accel=on and these properties are set to auto, the value is
+ derived from the host SMMUv3 capabilities via IOMMU_GET_HW_INFO. With
+ accel=on, this requires at least one cold-plugged vfio-pci device; if
+ none is present at machine init, QEMU will abort.
- ``ril=on|off`` (default: on)
+ If accel=off, auto values resolve to the non-accel defaults given below.
+
+ ``ril=on|off|auto`` (default: auto)
Support for Range Invalidation, which allows the SMMUv3 driver to
invalidate TLB entries for a range of IOVAs at once instead of issuing
separate commands to invalidate each page. Must match with host SMMUv3
Range Invalidation support.
+ - With accel=on, auto means the value is automatically derived from the host SMMU.
+ - With accel=off, auto is resolved to 'on'.
- ``ats=on|off`` (default: off)
+ ``ats=on|off|auto`` (default: auto)
Support for Address Translation Services, which enables PCIe devices to
cache address translations in their local TLB and reduce latency. Host
SMMUv3 must support ATS in order to enable this feature for the vIOMMU.
+ - With accel=on, auto means the value is automatically derived from the host SMMU.
+ - With accel=off, auto is resolved to 'off'.
- ``oas=val`` (supported values are 44 and 48. default: 44)
+ ``oas=val|auto`` (supported values are 44 and 48. default: auto)
Sets the Output Address Size in bits. The value set here must be less
than or equal to the host SMMUv3's supported OAS, so that the
intermediate physical addresses (IPA) consumed by host SMMU for stage-2
translation do not exceed the host's max supported IPA size.
+ - With accel=on, auto means the value is automatically derived from the host SMMU.
+ - With accel=off, auto is resolved to 44.
- ``ssidsize=val`` (val between 0 and 20. default: 0)
+ ``ssidsize=val|auto`` (val between 0 and 20. default: auto)
Sets the Substream ID size in bits. When set to a non-zero value,
PASID capability is advertised to the vIOMMU and accelerated use cases
such as Shared Virtual Addressing (SVA) are supported.
+ - With accel=on, auto means the value is automatically derived from the host SMMU.
+ - With accel=off, auto is resolved to 0.
``-device amd-iommu[,option=...]``
Enables emulation of an AMD-Vi I/O Memory Management Unit (IOMMU).
--
2.43.0
next prev parent reply other threads:[~2026-05-12 19:37 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-05-12 19:35 [PATCH v3 0/7] hw/arm/smmuv3-accel: Resolve AUTO properties Nathan Chen
2026-05-12 19:35 ` [PATCH v3 1/7] hw/arm/smmuv3-accel: Add helper for resolving auto parameters Nathan Chen
2026-05-14 13:41 ` Shameer Kolothum Thodi
2026-05-14 17:58 ` Nathan Chen
2026-05-12 19:35 ` [PATCH v3 2/7] hw/arm/smmuv3-accel: Implement "auto" value for "ats" Nathan Chen
2026-05-14 14:11 ` Shameer Kolothum Thodi
2026-05-14 20:06 ` Nathan Chen
2026-05-15 7:55 ` Shameer Kolothum Thodi
2026-05-12 19:35 ` [PATCH v3 3/7] hw/arm/smmuv3-accel: Implement "auto" value for "ril" Nathan Chen
2026-05-14 14:15 ` Shameer Kolothum Thodi
2026-05-12 19:35 ` [PATCH v3 4/7] hw/arm/smmuv3-accel: Implement "auto" value for "ssidsize" Nathan Chen
2026-05-14 14:24 ` Shameer Kolothum Thodi
2026-05-14 20:14 ` Nathan Chen
2026-05-12 19:35 ` [PATCH v3 5/7] hw/arm/smmuv3-accel: Implement "auto" value for "oas" Nathan Chen
2026-05-14 15:11 ` Shameer Kolothum Thodi
2026-05-12 19:35 ` [PATCH v3 6/7] hw/arm/smmuv3: Set default ats, ril, ssidsize, oas to auto Nathan Chen
2026-05-14 15:45 ` Shameer Kolothum Thodi
2026-05-12 19:35 ` Nathan Chen [this message]
2026-05-14 16:19 ` [PATCH v3 7/7] qemu-options.hx: Support "auto" for accel SMMUv3 properties Shameer Kolothum Thodi
2026-05-14 17:53 ` Nathan Chen
2026-05-14 16:37 ` [PATCH v3 0/7] hw/arm/smmuv3-accel: Resolve AUTO properties Shameer Kolothum Thodi
2026-05-14 17:51 ` Nathan Chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260512193520.3109172-8-nathanc@nvidia.com \
--to=nathanc@nvidia.com \
--cc=eric.auger@redhat.com \
--cc=mochs@nvidia.com \
--cc=nicolinc@nvidia.com \
--cc=peter.maydell@linaro.org \
--cc=philmd@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=skolothumtho@nvidia.com \
--cc=zhao1.liu@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.