From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.18]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 78CFC2153D8; Fri, 15 May 2026 00:21:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.18 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778804508; cv=none; b=O4jXW4yiOM8MFG3WCKGmb/T1plJ/Z8a+VGDCkIkdFbgojYAbhvbHXtwUAfDFqS8ouW2AQckU0D/e7QfleRgIuNTfGo0/NOkr5XURYpySqZKsjhVWkOvjJGKU6ddeS6sQ489WPGe/F+RJOxjA4PT31hZIoBmFSq2+n89dS+ouWqE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778804508; c=relaxed/simple; bh=lh5SQTAY+vG+Fd2EnhTHUNRCSS7tE3AVtoXk+K2CuFs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=ifCoPvLGjuXTmFd2IIpELiVxAHp1xnwyk4tCNXAwtCa82Qb9n6cTQgyCfH9X6/fCgT/XSdANeClSXEa1IrM7xDxFcBmWDxIGcAOAKOHVytjPlbec9OPEBsYz/KfJElL4coyZ7ueEnIBmR810PG6a7cARfiTsX1SacCh0iQcRlyE= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=pass smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=LZT8/Xpd; arc=none smtp.client-ip=192.198.163.18 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="LZT8/Xpd" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1778804506; x=1810340506; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=lh5SQTAY+vG+Fd2EnhTHUNRCSS7tE3AVtoXk+K2CuFs=; b=LZT8/Xpd6GQh1woCG4u0IHTvltBgzxAqeHnIs3c5dBMp/zZvllmXnNUE 854GDQNlOoxksJAPCf/VCIT9932YROluFAoWYFYOqAy4sYTs3od2dXlg3 R325Mfr3/761umitFsjsv8Uimepyd+WJu5KwZNTTml6G8Ezsrn2yJoC6L 0Vng/U4qdsCPJNOi8f+qj+mEUxiCmqtkD9AergFDo8IJZSvDSJaWSW5pO JRI1YukM5TH99YdxmOgD5z15PuXkCvljLzDgKATFWtkmIymeGqzknn+Vf N4JgOw0ffJCpYnmNO825/zGqhzo2IpMUcbnLZn0VciXVDilaP0eEnSrJM g==; X-CSE-ConnectionGUID: s70I5MTjTSu5rhYaa84obw== X-CSE-MsgGUID: ELKoerjuTuO69gHHCVvx0w== X-IronPort-AV: E=McAfee;i="6800,10657,11786"; a="78895149" X-IronPort-AV: E=Sophos;i="6.23,235,1770624000"; d="scan'208";a="78895149" Received: from orviesa004.jf.intel.com ([10.64.159.144]) by fmvoesa112.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 14 May 2026 17:21:44 -0700 X-CSE-ConnectionGUID: m5A3rYeTRYKhqF3+pK2KhA== X-CSE-MsgGUID: /TF9ov3BSs2k5emA92B56A== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.23,235,1770624000"; d="scan'208";a="242879059" Received: from debox1-desk4.jf.intel.com ([10.88.27.138]) by orviesa004-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 14 May 2026 17:21:45 -0700 From: "David E. Box" To: y, Rajneesh Bhardwaj , =?UTF-8?q?Ilpo=20J=C3=A4rvinen?= , Hans de Goede Cc: "David E. Box" , platform-driver-x86@vger.kernel.org, linux-kernel@vger.kernel.org, Xi Pardee , Srinivas Pandruvada Subject: [PATCH v4 01/16] platform/x86/intel/pmt: Add pre/post decode hooks around header parsing Date: Thu, 14 May 2026 17:21:08 -0700 Message-ID: <20260515002130.701457-2-david.e.box@linux.intel.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260515002130.701457-1-david.e.box@linux.intel.com> References: <20260515002130.701457-1-david.e.box@linux.intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: quoted-printable Add optional pre- and post-decode callbacks to the PMT class so namespaces can perform setup and cleanup steps around header parsing. - Add pmt_pre_decode() and pmt_post_decode() to struct intel_pmt_namespace. - Update intel_pmt_dev_create() to invoke, in order: pre =E2=86=92 header_decode() =E2=86=92 post. - Keep the existing pmt_header_decode() callback unchanged. No functional changes. This adds flexibility for upcoming decoders while preserving current behavior. Signed-off-by: David E. Box Reviewed-by: Ilpo J=C3=A4rvinen --- V4 - No changes V3 - No changes V2 - No changes drivers/platform/x86/intel/pmt/class.c | 12 ++++++++++++ drivers/platform/x86/intel/pmt/class.h | 4 ++++ 2 files changed, 16 insertions(+) diff --git a/drivers/platform/x86/intel/pmt/class.c b/drivers/platform/x86/= intel/pmt/class.c index b4c9964df807..9b315334a69b 100644 --- a/drivers/platform/x86/intel/pmt/class.c +++ b/drivers/platform/x86/intel/pmt/class.c @@ -381,10 +381,22 @@ int intel_pmt_dev_create(struct intel_pmt_entry *entr= y, struct intel_pmt_namespa if (IS_ERR(entry->disc_table)) return PTR_ERR(entry->disc_table); =20 + if (ns->pmt_pre_decode) { + ret =3D ns->pmt_pre_decode(intel_vsec_dev, entry); + if (ret) + return ret; + } + ret =3D ns->pmt_header_decode(entry, dev); if (ret) return ret; =20 + if (ns->pmt_post_decode) { + ret =3D ns->pmt_post_decode(intel_vsec_dev, entry); + if (ret) + return ret; + } + ret =3D intel_pmt_populate_entry(entry, intel_vsec_dev, disc_res); if (ret) return ret; diff --git a/drivers/platform/x86/intel/pmt/class.h b/drivers/platform/x86/= intel/pmt/class.h index 1ae56a5baad2..ff39014b208c 100644 --- a/drivers/platform/x86/intel/pmt/class.h +++ b/drivers/platform/x86/intel/pmt/class.h @@ -62,6 +62,10 @@ struct intel_pmt_namespace { struct xarray *xa; int (*pmt_header_decode)(struct intel_pmt_entry *entry, struct device *dev); + int (*pmt_pre_decode)(struct intel_vsec_device *ivdev, + struct intel_pmt_entry *entry); + int (*pmt_post_decode)(struct intel_vsec_device *ivdev, + struct intel_pmt_entry *entry); int (*pmt_add_endpoint)(struct intel_vsec_device *ivdev, struct intel_pmt_entry *entry); }; --=20 2.43.0