From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4C8DF330652 for ; Tue, 19 May 2026 11:47:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779191258; cv=none; b=ow5idugSvXjCOmLxS++MtbhC6HRYkImgAjdj1J3gNyy2PdqmAYakNTdb1qL6QlTP3hvL+JAnteVILBM8V/8YbG1ZZzDP+mCLuHYb6Qy5rn+GArMU6+gYxG1HTR0odR2hu2LtIWVSLBdGghYdQto21wPY0BHhz/reMkuynrQPN0M= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779191258; c=relaxed/simple; bh=edZUHM4oy/ZnaWenXyHT3ZSTtu52A/pGcuZ62FCM+n8=; h=From:Subject:To:Cc:In-Reply-To:References:Content-Type:Date: Message-Id; b=XVuCHGW4v0unlPqrxcpQL5oQOkp0z0zEDWik0FBAKdrR+r5iGMAURYFro9bTh7yIu/jP2rXevXXmDjC3h+fRXb/C2B9ReBA0APKCmcrj05RHWCCUaAzKRNlRyNSEUkcSVmiz0pPlJLG3NflQSbErd36ThtVvyAgCnNPwC/JX5PU= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=cnDhVVYX; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="cnDhVVYX" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 70CD0C2BCB3; Tue, 19 May 2026 11:47:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1779191257; bh=edZUHM4oy/ZnaWenXyHT3ZSTtu52A/pGcuZ62FCM+n8=; h=From:Subject:Reply-To:To:Cc:In-Reply-To:References:Date:From; b=cnDhVVYX2B/4xBARtG6J89RTM1E5ruIlMT5A/kOSV9hPHHL4suxJ/B6e1ztgE/OQt m5b1avlSw0e3eVVwPLdfbBiWndTiIc84D+KVCzAKymONbqL4epYSiOZLlqOYGUTVnA 69b2M26Z7zbNFNgf6W1Szdt2EqSFGmKSLI/KLGyqD9rcGNWIeKDMksrCUdZIbFkhyt qnI+nbyBj7oDDIBSNMXPUY0P6nKRqVmp/Aor/oyqrJx6cP+5JmYJluLxvWbFjP9BJg HgfWTzMiG5O421WLdNfe9L/8ad+nE9ZLz+jbs2CxKX9mYHLNLtO71EB4J7ABaTLxvZ ir1Ym0fD4lZSA== From: sashiko-bot@kernel.org Subject: Re: [PATCH v2 2/5] arm64: dts: qcom: Introduce Shikra SoC base dtsi Reply-To: sashiko-reviews@lists.linux.dev To: "Komal Bajaj" Cc: robh@kernel.org, devicetree@vger.kernel.org, vkoul@kernel.org, linux-phy@lists.infradead.org, olteanv@gmail.com, conor+dt@kernel.org, neil.armstrong@linaro.org In-Reply-To: <20260519-shikra-dt-v2-2-c01b90fb4395@oss.qualcomm.com> References: <20260519-shikra-dt-v2-2-c01b90fb4395@oss.qualcomm.com> Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: quoted-printable Date: Tue, 19 May 2026 11:47:36 +0000 Message-Id: <20260519114737.70CD0C2BCB3@smtp.kernel.org> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Thank you for your contribution! Sashiko AI review found 5 potential issue(= s) to consider: - [Critical] Incorrect PPI numbers are specified for the ARM architected ti= mers and GIC maintenance interrupts. - [High] The base memory node specifies an incorrect start address, obscuri= ng 512MB of DDR system RAM and breaking reservations. - [Medium] The `sdhc_1` node incorrectly references a power domain specific= to a different SoC. - [Medium] The logical `cpu-map` splits CPUs into two clusters, contradicti= ng physical MPIDR topology and shared cache. - [Medium] The `usb_1` node is missing MPM-routed interrupts for USB 2.0 wa= ke from deep sleep. -- commit 32b9841bdefaa72fe3d5267070711875edaaafa0 Author: Komal Bajaj arm64: dts: qcom: Introduce Shikra SoC base dtsi Add initial device tree support for the Qualcomm Shikra SoC, an IoT-focused platform built around a heterogeneous CPU cluster (Cortex-A55 + Cortex-A78C) with RPM-based power and clock management. > diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/q= com/shikra.dtsi > new file mode 100644 > index 0000000000000..31d0126e5b3ee > --- /dev/null > +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi > @@ -0,0 +1,981 @@ [ ... ] > + cpu-map { > + cluster0 { > + core0 { > + cpu =3D <&cpu0>; > + }; > + > + core1 { > + cpu =3D <&cpu1>; > + }; > + > + core2 { > + cpu =3D <&cpu2>; > + }; > + }; > + > + cluster1 { > + core0 { > + cpu =3D <&cpu3>; > + }; > + }; > + }; Is this logical topology misaligned with the physical MPIDR topology? The CPU reg values (0x0, 0x100, 0x200, 0x300) have their Aff2 bits set to 0, meaning they physically reside in the same cluster. The A55 cores and A78C core also share the same L3 cache. Does splitting cpu0-cpu2 into cluster0 and cpu3 into cluster1 violate DynamIQ specifications and confuse the scheduler's task migration and domains? [ ... ] > + memory@a0000000 { > + device_type =3D "memory"; > + /* We expect the bootloader to fill in the size */ > + reg =3D <0x0 0xa0000000 0x0 0x0>; > + }; Is this base address correct? The reserved-memory list allocates memory regions well below this address, such as hyp@80000000 and smem@86000000. Does starting the system RAM at 0xa0000000 cause the kernel to disregard the 0x80000000-0x9fffffff region, effectively losing 512MB of RAM and potentially causing the reservations to fail? [ ... ] > + sdhc_1: mmc@4744000 { > + compatible =3D "qcom,shikra-sdhci", "qcom,sdhci-msm-v5"; > + > + reg =3D <0x0 0x04744000 0x0 0x1000>, [ ... ] > + interconnects =3D <&system_noc MASTER_SDCC_1 RPM_ALWAYS_TAG > + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>, > + <&mem_noc MASTER_AMPSS_M0 RPM_ACTIVE_TAG > + &config_noc SLAVE_SDCC_1 RPM_ACTIVE_TAG>; > + interconnect-names =3D "sdhc-ddr", > + "cpu-sdhc"; > + > + power-domains =3D <&rpmpd QCM2290_VDDCX>; Is this a copy-paste error? The gcc node correctly uses the generic or Shikra-specific RPMPD_VDDCX. Could referencing a QCM2290-specific power domain macro here result in the hardware attempting to scale the wrong voltage domain or cause an out-of-bounds array access in the driver? [ ... ] > + usb_1: usb@4e00000 { > + compatible =3D "qcom,shikra-dwc3", "qcom,snps-dwc3"; > + reg =3D <0x0 0x04e00000 0x0 0xfc100>; > + > + clocks =3D <&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>, [ ... ] > + interrupts-extended =3D <&intc GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH 0>, > + <&intc GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH 0>, > + <&intc GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH 0>, > + <&intc GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH 0>, > + <&mpm 12 IRQ_TYPE_LEVEL_HIGH>; Is this missing MPM-routed interrupts for USB 2.0 wake from deep sleep? The mpm node explicitly maps pins 90 and 91 for QUSB2_PHY DM and DP, but usb_1 does not include them here. Because the main GIC is powered down during deep sleep, will USB 2.0 devices be incapable of waking the system from suspend without these interrupts? [ ... ] > + intc: interrupt-controller@f200000 { > + compatible =3D "arm,gic-v3"; > + reg =3D <0x0 0xf200000 0x0 0x10000>, > + <0x0 0xf240000 0x0 0x80000>; > + > + interrupts =3D ; Is this the correct PPI for the GIC maintenance interrupt? The architecturally mandated GIC maintenance interrupt is PPI 9, rather than PPI 8. [ ... ] > + timer { > + compatible =3D "arm,armv8-timer"; > + > + interrupts =3D , > + , > + , > + ; > + }; > +}; Are these PPI numbers correct for the ARM architected timers? The architecturally hardwired ARM core timer PPIs are 13 (Secure), 14 (Non-Secure), 11 (Virtual), and 10 (Hypervisor). Could specifying these incorrect numbers prevent the kernel from receiving timer ticks and cause the system to hang during boot? --=20 Sashiko AI review =C2=B7 https://sashiko.dev/#/patchset/20260519-shikra-dt-= v2-0-c01b90fb4395@oss.qualcomm.com?part=3D2 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 7CC81CD4851 for ; Tue, 19 May 2026 11:47:40 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:MIME-Version:Reply-To:List-Subscribe: List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:Message-Id:Date: References:In-Reply-To:Cc:To:Subject:From:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=HOUphm0QzFBKKzcXTWgDYaF+6JPIyPOL/nuGKum0+Ow=; b=LF/2RAhXPw8KTH yERiE+ibduOrxA5av4+L33igNKuTOeZQotZQggWjsKEAoiSvwsJB+i0Z/G7Lft1SpCqHkwexFu1ZW a1KSacVEJFYvdxcDjSwoFwTJbJ/eBTyAzWf6i1fky61/JWuohECZpM5jFuDrOwmUtBypkc47/qqcb lG2f3ooc0uRkK8DBlnDK7lcDIL9WNf80Im5u5zkvrGQA5QnxGnR7EW8bQ2fOqCkxTQNJEN6axl7Ue embi7L3VSKN+62v+isQ+0642OdkY9rupBgHmdJ5Oa+Q00cHydI78vtEmpLYHFLdFR3Z8TxCCmIzn+ 5/oiSipHg1letAOQgJXw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux)) id 1wPIvE-00000001NT8-0TLQ; Tue, 19 May 2026 11:47:40 +0000 Received: from tor.source.kernel.org ([2600:3c04:e001:324:0:1991:8:25]) by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux)) id 1wPIvC-00000001NSW-2i0V for linux-phy@lists.infradead.org; Tue, 19 May 2026 11:47:38 +0000 Received: from smtp.kernel.org (transwarp.subspace.kernel.org [100.75.92.58]) by tor.source.kernel.org (Postfix) with ESMTP id 210246020B; Tue, 19 May 2026 11:47:38 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 70CD0C2BCB3; Tue, 19 May 2026 11:47:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1779191257; bh=edZUHM4oy/ZnaWenXyHT3ZSTtu52A/pGcuZ62FCM+n8=; h=From:Subject:Reply-To:To:Cc:In-Reply-To:References:Date:From; b=cnDhVVYX2B/4xBARtG6J89RTM1E5ruIlMT5A/kOSV9hPHHL4suxJ/B6e1ztgE/OQt m5b1avlSw0e3eVVwPLdfbBiWndTiIc84D+KVCzAKymONbqL4epYSiOZLlqOYGUTVnA 69b2M26Z7zbNFNgf6W1Szdt2EqSFGmKSLI/KLGyqD9rcGNWIeKDMksrCUdZIbFkhyt qnI+nbyBj7oDDIBSNMXPUY0P6nKRqVmp/Aor/oyqrJx6cP+5JmYJluLxvWbFjP9BJg HgfWTzMiG5O421WLdNfe9L/8ad+nE9ZLz+jbs2CxKX9mYHLNLtO71EB4J7ABaTLxvZ ir1Ym0fD4lZSA== From: sashiko-bot@kernel.org Subject: Re: [PATCH v2 2/5] arm64: dts: qcom: Introduce Shikra SoC base dtsi To: "Komal Bajaj" Cc: robh@kernel.org, devicetree@vger.kernel.org, vkoul@kernel.org, linux-phy@lists.infradead.org, olteanv@gmail.com, conor+dt@kernel.org, neil.armstrong@linaro.org In-Reply-To: <20260519-shikra-dt-v2-2-c01b90fb4395@oss.qualcomm.com> References: <20260519-shikra-dt-v2-2-c01b90fb4395@oss.qualcomm.com> Date: Tue, 19 May 2026 11:47:36 +0000 Message-Id: <20260519114737.70CD0C2BCB3@smtp.kernel.org> X-BeenThere: linux-phy@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: Linux Phy Mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Reply-To: sashiko-reviews@lists.linux.dev MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-phy" Errors-To: linux-phy-bounces+linux-phy=archiver.kernel.org@lists.infradead.org VGhhbmsgeW91IGZvciB5b3VyIGNvbnRyaWJ1dGlvbiEgU2FzaGlrbyBBSSByZXZpZXcgZm91bmQg NSBwb3RlbnRpYWwgaXNzdWUocykgdG8gY29uc2lkZXI6Ci0gW0NyaXRpY2FsXSBJbmNvcnJlY3Qg UFBJIG51bWJlcnMgYXJlIHNwZWNpZmllZCBmb3IgdGhlIEFSTSBhcmNoaXRlY3RlZCB0aW1lcnMg YW5kIEdJQyBtYWludGVuYW5jZSBpbnRlcnJ1cHRzLgotIFtIaWdoXSBUaGUgYmFzZSBtZW1vcnkg bm9kZSBzcGVjaWZpZXMgYW4gaW5jb3JyZWN0IHN0YXJ0IGFkZHJlc3MsIG9ic2N1cmluZyA1MTJN QiBvZiBERFIgc3lzdGVtIFJBTSBhbmQgYnJlYWtpbmcgcmVzZXJ2YXRpb25zLgotIFtNZWRpdW1d IFRoZSBgc2RoY18xYCBub2RlIGluY29ycmVjdGx5IHJlZmVyZW5jZXMgYSBwb3dlciBkb21haW4g c3BlY2lmaWMgdG8gYSBkaWZmZXJlbnQgU29DLgotIFtNZWRpdW1dIFRoZSBsb2dpY2FsIGBjcHUt bWFwYCBzcGxpdHMgQ1BVcyBpbnRvIHR3byBjbHVzdGVycywgY29udHJhZGljdGluZyBwaHlzaWNh bCBNUElEUiB0b3BvbG9neSBhbmQgc2hhcmVkIGNhY2hlLgotIFtNZWRpdW1dIFRoZSBgdXNiXzFg IG5vZGUgaXMgbWlzc2luZyBNUE0tcm91dGVkIGludGVycnVwdHMgZm9yIFVTQiAyLjAgd2FrZSBm cm9tIGRlZXAgc2xlZXAuCi0tCgpjb21taXQgMzJiOTg0MWJkZWZhYTcyZmUzZDUyNjcwNzA3MTE4 NzVlZGFhYWZhMApBdXRob3I6IEtvbWFsIEJhamFqIDxrb21hbC5iYWphakBvc3MucXVhbGNvbW0u Y29tPgoKYXJtNjQ6IGR0czogcWNvbTogSW50cm9kdWNlIFNoaWtyYSBTb0MgYmFzZSBkdHNpCgpB ZGQgaW5pdGlhbCBkZXZpY2UgdHJlZSBzdXBwb3J0IGZvciB0aGUgUXVhbGNvbW0gU2hpa3JhIFNv QywgYW4KSW9ULWZvY3VzZWQgcGxhdGZvcm0gYnVpbHQgYXJvdW5kIGEgaGV0ZXJvZ2VuZW91cyBD UFUgY2x1c3RlcgooQ29ydGV4LUE1NSArIENvcnRleC1BNzhDKSB3aXRoIFJQTS1iYXNlZCBwb3dl ciBhbmQgY2xvY2sgbWFuYWdlbWVudC4KCj4gZGlmZiAtLWdpdCBhL2FyY2gvYXJtNjQvYm9vdC9k dHMvcWNvbS9zaGlrcmEuZHRzaSBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvcWNvbS9zaGlrcmEuZHRz aQo+IG5ldyBmaWxlIG1vZGUgMTAwNjQ0Cj4gaW5kZXggMDAwMDAwMDAwMDAwMC4uMzFkMDEyNmU1 YjNlZQo+IC0tLSAvZGV2L251bGwKPiArKysgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL3Fjb20vc2hp a3JhLmR0c2kKPiBAQCAtMCwwICsxLDk4MSBAQAoKWyAuLi4gXQoKPiArCQljcHUtbWFwIHsKPiAr CQkJY2x1c3RlcjAgewo+ICsJCQkJY29yZTAgewo+ICsJCQkJCWNwdSA9IDwmY3B1MD47Cj4gKwkJ CQl9Owo+ICsKPiArCQkJCWNvcmUxIHsKPiArCQkJCQljcHUgPSA8JmNwdTE+Owo+ICsJCQkJfTsK PiArCj4gKwkJCQljb3JlMiB7Cj4gKwkJCQkJY3B1ID0gPCZjcHUyPjsKPiArCQkJCX07Cj4gKwkJ CX07Cj4gKwo+ICsJCQljbHVzdGVyMSB7Cj4gKwkJCQljb3JlMCB7Cj4gKwkJCQkJY3B1ID0gPCZj cHUzPjsKPiArCQkJCX07Cj4gKwkJCX07Cj4gKwkJfTsKCklzIHRoaXMgbG9naWNhbCB0b3BvbG9n eSBtaXNhbGlnbmVkIHdpdGggdGhlIHBoeXNpY2FsIE1QSURSIHRvcG9sb2d5PwoKVGhlIENQVSBy ZWcgdmFsdWVzICgweDAsIDB4MTAwLCAweDIwMCwgMHgzMDApIGhhdmUgdGhlaXIgQWZmMiBiaXRz IHNldCB0byAwLAptZWFuaW5nIHRoZXkgcGh5c2ljYWxseSByZXNpZGUgaW4gdGhlIHNhbWUgY2x1 c3Rlci4gVGhlIEE1NSBjb3JlcyBhbmQgQTc4Qwpjb3JlIGFsc28gc2hhcmUgdGhlIHNhbWUgTDMg Y2FjaGUuCgpEb2VzIHNwbGl0dGluZyBjcHUwLWNwdTIgaW50byBjbHVzdGVyMCBhbmQgY3B1MyBp bnRvIGNsdXN0ZXIxIHZpb2xhdGUKRHluYW1JUSBzcGVjaWZpY2F0aW9ucyBhbmQgY29uZnVzZSB0 aGUgc2NoZWR1bGVyJ3MgdGFzayBtaWdyYXRpb24gYW5kCmRvbWFpbnM/CgpbIC4uLiBdCgo+ICsJ bWVtb3J5QGEwMDAwMDAwIHsKPiArCQlkZXZpY2VfdHlwZSA9ICJtZW1vcnkiOwo+ICsJCS8qIFdl IGV4cGVjdCB0aGUgYm9vdGxvYWRlciB0byBmaWxsIGluIHRoZSBzaXplICovCj4gKwkJcmVnID0g PDB4MCAweGEwMDAwMDAwIDB4MCAweDA+Owo+ICsJfTsKCklzIHRoaXMgYmFzZSBhZGRyZXNzIGNv cnJlY3Q/CgpUaGUgcmVzZXJ2ZWQtbWVtb3J5IGxpc3QgYWxsb2NhdGVzIG1lbW9yeSByZWdpb25z IHdlbGwgYmVsb3cgdGhpcyBhZGRyZXNzLApzdWNoIGFzIGh5cEA4MDAwMDAwMCBhbmQgc21lbUA4 NjAwMDAwMC4KCkRvZXMgc3RhcnRpbmcgdGhlIHN5c3RlbSBSQU0gYXQgMHhhMDAwMDAwMCBjYXVz ZSB0aGUga2VybmVsIHRvIGRpc3JlZ2FyZCB0aGUKMHg4MDAwMDAwMC0weDlmZmZmZmZmIHJlZ2lv biwgZWZmZWN0aXZlbHkgbG9zaW5nIDUxMk1CIG9mIFJBTSBhbmQKcG90ZW50aWFsbHkgY2F1c2lu ZyB0aGUgcmVzZXJ2YXRpb25zIHRvIGZhaWw/CgpbIC4uLiBdCgo+ICsJCXNkaGNfMTogbW1jQDQ3 NDQwMDAgewo+ICsJCQljb21wYXRpYmxlID0gInFjb20sc2hpa3JhLXNkaGNpIiwgInFjb20sc2Ro Y2ktbXNtLXY1IjsKPiArCj4gKwkJCXJlZyA9IDwweDAgMHgwNDc0NDAwMCAweDAgMHgxMDAwPiwK ClsgLi4uIF0KCj4gKwkJCWludGVyY29ubmVjdHMgPSA8JnN5c3RlbV9ub2MgTUFTVEVSX1NEQ0Nf MSBSUE1fQUxXQVlTX1RBRwo+ICsJCQkJCSZtY192aXJ0IFNMQVZFX0VCSV9DSDAgUlBNX0FMV0FZ U19UQUc+LAo+ICsJCQkJCTwmbWVtX25vYyBNQVNURVJfQU1QU1NfTTAgUlBNX0FDVElWRV9UQUcK PiArCQkJCQkmY29uZmlnX25vYyBTTEFWRV9TRENDXzEgUlBNX0FDVElWRV9UQUc+Owo+ICsJCQlp bnRlcmNvbm5lY3QtbmFtZXMgPSAic2RoYy1kZHIiLAo+ICsJCQkJCSAgICAgImNwdS1zZGhjIjsK PiArCj4gKwkJCXBvd2VyLWRvbWFpbnMgPSA8JnJwbXBkIFFDTTIyOTBfVkREQ1g+OwoKSXMgdGhp cyBhIGNvcHktcGFzdGUgZXJyb3I/CgpUaGUgZ2NjIG5vZGUgY29ycmVjdGx5IHVzZXMgdGhlIGdl bmVyaWMgb3IgU2hpa3JhLXNwZWNpZmljIFJQTVBEX1ZERENYLgoKQ291bGQgcmVmZXJlbmNpbmcg YSBRQ00yMjkwLXNwZWNpZmljIHBvd2VyIGRvbWFpbiBtYWNybyBoZXJlIHJlc3VsdCBpbiB0aGUK aGFyZHdhcmUgYXR0ZW1wdGluZyB0byBzY2FsZSB0aGUgd3Jvbmcgdm9sdGFnZSBkb21haW4gb3Ig Y2F1c2UgYW4Kb3V0LW9mLWJvdW5kcyBhcnJheSBhY2Nlc3MgaW4gdGhlIGRyaXZlcj8KClsgLi4u IF0KCj4gKwkJdXNiXzE6IHVzYkA0ZTAwMDAwIHsKPiArCQkJY29tcGF0aWJsZSA9ICJxY29tLHNo aWtyYS1kd2MzIiwgInFjb20sc25wcy1kd2MzIjsKPiArCQkJcmVnID0gPDB4MCAweDA0ZTAwMDAw IDB4MCAweGZjMTAwPjsKPiArCj4gKwkJCWNsb2NrcyA9IDwmZ2NjIEdDQ19DRkdfTk9DX1VTQjNf UFJJTV9BWElfQ0xLPiwKClsgLi4uIF0KCj4gKwkJCWludGVycnVwdHMtZXh0ZW5kZWQgPSA8Jmlu dGMgR0lDX1NQSSAyNTUgSVJRX1RZUEVfTEVWRUxfSElHSCAwPiwKPiArCQkJCQkgICAgICA8Jmlu dGMgR0lDX1NQSSAzMDIgSVJRX1RZUEVfTEVWRUxfSElHSCAwPiwKPiArCQkJCQkgICAgICA8Jmlu dGMgR0lDX1NQSSAyNjAgSVJRX1RZUEVfTEVWRUxfSElHSCAwPiwKPiArCQkJCQkgICAgICA8Jmlu dGMgR0lDX1NQSSAyNTQgSVJRX1RZUEVfTEVWRUxfSElHSCAwPiwKPiArCQkJCQkgICAgICA8Jm1w bSAxMiBJUlFfVFlQRV9MRVZFTF9ISUdIPjsKCklzIHRoaXMgbWlzc2luZyBNUE0tcm91dGVkIGlu dGVycnVwdHMgZm9yIFVTQiAyLjAgd2FrZSBmcm9tIGRlZXAgc2xlZXA/CgpUaGUgbXBtIG5vZGUg ZXhwbGljaXRseSBtYXBzIHBpbnMgOTAgYW5kIDkxIGZvciBRVVNCMl9QSFkgRE0gYW5kIERQLCBi dXQKdXNiXzEgZG9lcyBub3QgaW5jbHVkZSB0aGVtIGhlcmUuCgpCZWNhdXNlIHRoZSBtYWluIEdJ QyBpcyBwb3dlcmVkIGRvd24gZHVyaW5nIGRlZXAgc2xlZXAsIHdpbGwgVVNCIDIuMCBkZXZpY2Vz CmJlIGluY2FwYWJsZSBvZiB3YWtpbmcgdGhlIHN5c3RlbSBmcm9tIHN1c3BlbmQgd2l0aG91dCB0 aGVzZSBpbnRlcnJ1cHRzPwoKWyAuLi4gXQoKPiArCQlpbnRjOiBpbnRlcnJ1cHQtY29udHJvbGxl ckBmMjAwMDAwIHsKPiArCQkJY29tcGF0aWJsZSA9ICJhcm0sZ2ljLXYzIjsKPiArCQkJcmVnID0g PDB4MCAweGYyMDAwMDAgMHgwIDB4MTAwMDA+LAo+ICsJCQkgICAgICA8MHgwIDB4ZjI0MDAwMCAw eDAgMHg4MDAwMD47Cj4gKwo+ICsJCQlpbnRlcnJ1cHRzID0gPEdJQ19QUEkgOCBJUlFfVFlQRV9M RVZFTF9ISUdIIDA+OwoKSXMgdGhpcyB0aGUgY29ycmVjdCBQUEkgZm9yIHRoZSBHSUMgbWFpbnRl bmFuY2UgaW50ZXJydXB0PwoKVGhlIGFyY2hpdGVjdHVyYWxseSBtYW5kYXRlZCBHSUMgbWFpbnRl bmFuY2UgaW50ZXJydXB0IGlzIFBQSSA5LCByYXRoZXIgdGhhbgpQUEkgOC4KClsgLi4uIF0KCj4g Kwl0aW1lciB7Cj4gKwkJY29tcGF0aWJsZSA9ICJhcm0sYXJtdjgtdGltZXIiOwo+ICsKPiArCQlp bnRlcnJ1cHRzID0gPEdJQ19QUEkgMSBJUlFfVFlQRV9MRVZFTF9MT1cgMD4sCj4gKwkJCSAgICAg PEdJQ19QUEkgMiBJUlFfVFlQRV9MRVZFTF9MT1cgMD4sCj4gKwkJCSAgICAgPEdJQ19QUEkgMyBJ UlFfVFlQRV9MRVZFTF9MT1cgMD4sCj4gKwkJCSAgICAgPEdJQ19QUEkgMCBJUlFfVFlQRV9MRVZF TF9MT1cgMD47Cj4gKwl9Owo+ICt9OwoKQXJlIHRoZXNlIFBQSSBudW1iZXJzIGNvcnJlY3QgZm9y IHRoZSBBUk0gYXJjaGl0ZWN0ZWQgdGltZXJzPwoKVGhlIGFyY2hpdGVjdHVyYWxseSBoYXJkd2ly ZWQgQVJNIGNvcmUgdGltZXIgUFBJcyBhcmUgMTMgKFNlY3VyZSksCjE0IChOb24tU2VjdXJlKSwg MTEgKFZpcnR1YWwpLCBhbmQgMTAgKEh5cGVydmlzb3IpLgoKQ291bGQgc3BlY2lmeWluZyB0aGVz ZSBpbmNvcnJlY3QgbnVtYmVycyBwcmV2ZW50IHRoZSBrZXJuZWwgZnJvbSByZWNlaXZpbmcKdGlt ZXIgdGlja3MgYW5kIGNhdXNlIHRoZSBzeXN0ZW0gdG8gaGFuZyBkdXJpbmcgYm9vdD8KCi0tIApT YXNoaWtvIEFJIHJldmlldyDCtyBodHRwczovL3Nhc2hpa28uZGV2LyMvcGF0Y2hzZXQvMjAyNjA1 MTktc2hpa3JhLWR0LXYyLTAtYzAxYjkwZmI0Mzk1QG9zcy5xdWFsY29tbS5jb20/cGFydD0yCgot LSAKbGludXgtcGh5IG1haWxpbmcgbGlzdApsaW51eC1waHlAbGlzdHMuaW5mcmFkZWFkLm9yZwpo dHRwczovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9saW51eC1waHkK