All of lore.kernel.org
 help / color / mirror / Atom feed
From: sashiko-bot@kernel.org
To: "Joel Stanley" <joel@jms.id.au>
Cc: conor+dt@kernel.org, devicetree@vger.kernel.org, robh@kernel.org
Subject: Re: [PATCH 7/7] riscv: dts: tenstorrent: Add Atlantis platform
Date: Wed, 03 Jun 2026 08:04:41 +0000	[thread overview]
Message-ID: <20260603080442.1E6CB1F00893@smtp.kernel.org> (raw)
In-Reply-To: <20260603074222.593243-8-joel@jms.id.au>

Thank you for your contribution! Sashiko AI review found 2 potential issue(s) to consider:
- [High] Circular clock parent assignment for CLK_RCPU_ROOT creates a circular dependency.
- [Medium] The machine-level IMSIC (`imsic_m`) incorrectly declares guest files (`riscv,guest-index-bits`) and an oversized `reg` mapping.
--

commit 049e98b3d4ab535b3e1fedc8df666805cb9e6805
Author: Joel Stanley <joel@jms.id.au>

riscv: dts: tenstorrent: Add Atlantis platform

Add initial support for the Tenstorrent Atlantis platform, based on the
Atlantis SoC featuring 8x RVA23-compliant Tenstorrent Ascalon-XG cores.

> diff --git a/arch/riscv/boot/dts/tenstorrent/atlantis-soc.dtsi b/arch/riscv/boot/dts/tenstorrent/atlantis-soc.dtsi
> new file mode 100644
> --- /dev/null
> +++ b/arch/riscv/boot/dts/tenstorrent/atlantis-soc.dtsi

[ ... ]

> +	soc {
> +		#address-cells = <2>;
> +		#size-cells = <2>;
> +		compatible = "simple-bus";
> +		interrupt-parent = <&aplic_s>;
> +		ranges;
> +
> +		imsic_m: interrupt-controller@a0000000 {
> +			compatible = "tenstorrent,atlantis-imsics", "riscv,imsics";
> +			riscv,num-ids = <255>;
> +			riscv,guest-index-bits = <6>;
> +			reg = <0x0 0xa0000000 0x0 0x200000>;

[Severity: Medium]
Does this incorrectly declare guest files for the machine-level IMSIC?

The RISC-V Advanced Interrupt Architecture specifies that Guest Interrupt
Files exist exclusively in supervisor-level IMSICs. Since machine-level
IMSICs only contain one interrupt file per hart, would having
riscv,guest-index-bits = <6> and an identically oversized 2MB reg space
violate AIA semantics?

> +			interrupts-extended = <&cpu0_intc 11>, <&cpu1_intc 11>,

[ ... ]

> +		prcm_rcpu: clock-controller@d0000000 {
> +			compatible = "tenstorrent,atlantis-prcm-rcpu";
> +			reg = <0x00 0xd0000000 0x00 0x10000>;
> +			clocks = <&osc_24m>;
> +			#clock-cells = <1>;
> +			#reset-cells = <1>;
> +			assigned-clocks = <&prcm_rcpu CLK_RCPU_ROOT>, <&prcm_rcpu CLK_NOCC_CLK>;
> +			assigned-clock-parents = <&prcm_rcpu CLK_RCPU_ROOT>, <&prcm_rcpu CLK_NOC_PLL>;
> +		};

[Severity: High]
Will this circular clock parent assignment create a dependency issue in
the Common Clock Framework?

The assigned-clocks and assigned-clock-parents map CLK_RCPU_ROOT to itself.
Could this cause of_clk_set_defaults() to fail or silently abandon
reparenting, leaving the system running on an uninitialized default
hardware clock source?

[ ... ]

-- 
Sashiko AI review · https://sashiko.dev/#/patchset/20260603074222.593243-1-joel@jms.id.au?part=7

  reply	other threads:[~2026-06-03  8:04 UTC|newest]

Thread overview: 44+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-06-03  7:42 [PATCH 0/7] riscv: dts: tenstorrent: Add Atlantis platform Joel Stanley
2026-06-03  7:42 ` Joel Stanley
2026-06-03  7:42 ` [PATCH 1/7] dt-bindings: aplic: Add Tenstorrent Atlantis compatible Joel Stanley
2026-06-03  7:42   ` Joel Stanley
2026-06-03  7:47   ` Anup Patel
2026-06-03  7:47     ` Anup Patel
2026-06-03 16:19   ` Conor Dooley
2026-06-03 16:19     ` Conor Dooley
2026-06-03  7:42 ` [PATCH 2/7] dt-bindings: imsics: " Joel Stanley
2026-06-03  7:42   ` Joel Stanley
2026-06-03  7:48   ` Anup Patel
2026-06-03  7:48     ` Anup Patel
2026-06-03 16:18   ` Conor Dooley
2026-06-03 16:18     ` Conor Dooley
2026-06-03  7:42 ` [PATCH 3/7] dt-bindings: riscv: cpus: Add Tenstorrent Ascalon Joel Stanley
2026-06-03  7:42   ` Joel Stanley
2026-06-03 16:18   ` Conor Dooley
2026-06-03 16:18     ` Conor Dooley
2026-06-03  7:42 ` [PATCH 4/7] dt-bindings: timer: Add RISC-V ACLINT bindings Joel Stanley
2026-06-03  7:42   ` Joel Stanley
2026-06-03  7:50   ` Anup Patel
2026-06-03  7:50     ` Anup Patel
2026-06-03  7:55   ` sashiko-bot
2026-06-03  9:23   ` Conor Dooley
2026-06-03  9:23     ` Conor Dooley
2026-06-04 14:39     ` Joel Stanley
2026-06-04 14:39       ` Joel Stanley
2026-06-04 15:21       ` Conor Dooley
2026-06-04 15:21         ` Conor Dooley
2026-06-03  7:42 ` [PATCH 5/7] dt-bindings: riscv: add Smrnmi extension description Joel Stanley
2026-06-03  7:42   ` Joel Stanley
2026-06-03 16:17   ` Conor Dooley
2026-06-03 16:17     ` Conor Dooley
2026-06-03  7:42 ` [PATCH 6/7] dt-bindings: riscv: Add Tenstorrent Atlantis platform Joel Stanley
2026-06-03  7:42   ` Joel Stanley
2026-06-03 16:17   ` Conor Dooley
2026-06-03 16:17     ` Conor Dooley
2026-06-03 19:37     ` Drew Fustini
2026-06-03 19:37       ` Drew Fustini
2026-06-03  7:42 ` [PATCH 7/7] riscv: dts: tenstorrent: Add " Joel Stanley
2026-06-03  7:42   ` Joel Stanley
2026-06-03  8:04   ` sashiko-bot [this message]
2026-06-03  9:16   ` Conor Dooley
2026-06-03  9:16     ` Conor Dooley

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20260603080442.1E6CB1F00893@smtp.kernel.org \
    --to=sashiko-bot@kernel.org \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=joel@jms.id.au \
    --cc=robh@kernel.org \
    --cc=sashiko-reviews@lists.linux.dev \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.