From: Stefan Hajnoczi <stefanha@redhat.com>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-devel@nongnu.org
Subject: Re: [PULL 00/61] target-arm queue
Date: Wed, 17 Jun 2026 15:30:36 -0400 [thread overview]
Message-ID: <20260617193036.GA694319@fedora> (raw)
In-Reply-To: <20260616190639.3462006-1-peter.maydell@linaro.org>
[-- Attachment #1: Type: text/plain, Size: 116 bytes --]
Applied, thanks.
Please update the changelog at https://wiki.qemu.org/ChangeLog/11.1 for any user-visible changes.
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 488 bytes --]
next prev parent reply other threads:[~2026-06-17 19:31 UTC|newest]
Thread overview: 66+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-06-16 19:05 [PULL 00/61] target-arm queue Peter Maydell
2026-06-16 19:05 ` [PULL 01/61] hw/arm/smmuv3: Update ATC invalidation check Peter Maydell
2026-06-16 19:05 ` [PULL 02/61] hw/arm/smmuv3: Improve accel SMMUv3 usage documentation Peter Maydell
2026-06-16 19:05 ` [PULL 03/61] hw/arm/smmuv3-accel: Add helper for resolving auto parameters Peter Maydell
2026-06-16 19:05 ` [PULL 04/61] hw/arm/smmuv3-accel: Implement "auto" value for "ats" Peter Maydell
2026-06-16 19:05 ` [PULL 05/61] hw/arm/smmuv3-accel: Implement "auto" value for "ril" Peter Maydell
2026-06-16 19:05 ` [PULL 06/61] hw/arm/smmuv3-accel: Implement "auto" value for "ssidsize" Peter Maydell
2026-06-16 19:05 ` [PULL 07/61] hw/arm/smmuv3-accel: Implement "auto" value for "oas" Peter Maydell
2026-06-16 19:05 ` [PULL 08/61] hw/arm/smmuv3: Set default ats, ril, ssidsize, oas to auto Peter Maydell
2026-06-16 19:05 ` [PULL 09/61] qemu-options.hx: Support "auto" for accel SMMUv3 properties Peter Maydell
2026-06-16 19:05 ` [PULL 10/61] hw/pci/pci: Enforce pci_setup_iommu_per_bus() is called only once per bus Peter Maydell
2026-06-16 19:05 ` [PULL 11/61] backends/iommufd: Update iommufd_backend_get_device_info Peter Maydell
2026-06-16 19:05 ` [PULL 12/61] backends/iommufd: Update iommufd_backend_alloc_viommu to allow user ptr Peter Maydell
2026-06-16 19:05 ` [PULL 13/61] backends/iommufd: Introduce iommufd_backend_alloc_hw_queue Peter Maydell
2026-06-16 19:05 ` [PULL 14/61] backends/iommufd: Introduce iommufd_backend_viommu_mmap Peter Maydell
2026-06-16 19:05 ` [PULL 15/61] system/iommufd: Remove unused viommu pointer from IOMMUFDVeventq Peter Maydell
2026-06-16 19:05 ` [PULL 16/61] hw/arm/smmuv3-accel: Introduce CMDQV ops interface Peter Maydell
2026-06-16 19:05 ` [PULL 17/61] hw/arm/tegra241-cmdqv: Add Tegra241 CMDQV ops backend stub Peter Maydell
2026-06-16 19:05 ` [PULL 18/61] hw/arm/smmuv3-accel: Wire CMDQV ops into accel lifecycle Peter Maydell
2026-06-16 19:05 ` [PULL 19/61] hw/arm/virt: Use stored SMMUv3 device list for IORT build Peter Maydell
2026-06-16 19:05 ` [PULL 20/61] hw/arm/tegra241-cmdqv: Probe host Tegra241 CMDQV support Peter Maydell
2026-06-16 19:05 ` [PULL 21/61] hw/arm/tegra241-cmdqv: Implement CMDQV init Peter Maydell
2026-06-16 19:05 ` [PULL 22/61] hw/arm/virt: Link SMMUv3 CMDQV resources to platform bus Peter Maydell
2026-06-16 19:06 ` [PULL 23/61] hw/arm/tegra241-cmdqv: Implement CMDQV vIOMMU alloc/free Peter Maydell
2026-06-16 19:06 ` [PULL 24/61] hw/arm/tegra241-cmdqv: mmap host VINTF Page0 for CMDQV Peter Maydell
2026-06-16 19:06 ` [PULL 25/61] hw/arm/tegra241-cmdqv: Emulate CMDQ-V Config region Peter Maydell
2026-06-16 19:06 ` [PULL 26/61] hw/arm/tegra241-cmdqv: Emulate VCMDQ register reads Peter Maydell
2026-06-16 19:06 ` [PULL 27/61] hw/arm/tegra241-cmdqv: Emulate VCMDQ register writes Peter Maydell
2026-06-16 19:06 ` [PULL 28/61] hw/arm/tegra241-cmdqv: Allocate HW VCMDQs once configured Peter Maydell
2026-06-16 19:06 ` [PULL 29/61] hw/arm/tegra241-cmdqv: Route allocated VCMDQ Page0 accesses to the mmap'd host VINTF page0 Peter Maydell
2026-06-16 19:06 ` [PULL 30/61] memory: Allow RAM device regions to skip IOMMU mapping Peter Maydell
2026-06-16 19:06 ` [PULL 31/61] hw/arm/tegra241-cmdqv: Use mmap'd host VINTF page0 for virtual VINTF page0 Peter Maydell
2026-06-16 19:06 ` [PULL 32/61] hw/arm/smmuv3-accel: Introduce common helper for veventq read Peter Maydell
2026-06-16 19:06 ` [PULL 33/61] hw/arm/tegra241-cmdqv: Read and propagate Tegra241 CMDQV errors Peter Maydell
2026-06-16 19:06 ` [PULL 34/61] hw/arm/tegra241-cmdqv: Initialize register state on reset Peter Maydell
2026-06-16 19:06 ` [PULL 35/61] hw/arm/tegra241-cmdqv: Limit queue size based on backend page size Peter Maydell
2026-06-16 19:06 ` [PULL 36/61] hw/arm/smmuv3: Add per-device identifier property Peter Maydell
2026-06-16 19:06 ` [PULL 37/61] hw/arm/smmuv3-accel: Introduce helper to query CMDQV type Peter Maydell
2026-06-16 19:06 ` [PULL 38/61] hw/arm/virt-acpi: Advertise Tegra241 CMDQV nodes in DSDT Peter Maydell
2026-06-16 19:06 ` [PULL 39/61] hw/arm/smmuv3-accel: Enforce viommu association when CMDQV is active Peter Maydell
2026-06-16 19:06 ` [PULL 40/61] hw/arm/tegra241-cmdqv: Document the CMDQV design and lifecycle Peter Maydell
2026-06-16 19:06 ` [PULL 41/61] hw/arm/smmuv3: Add cmdqv property for SMMUv3 device Peter Maydell
2026-06-16 19:06 ` [PULL 42/61] target/arm: honour CCR.BFHFNMIGN for probed data BusFaults Peter Maydell
2026-06-16 19:06 ` [PULL 43/61] hw/arm/bcm2838: Route I2C interrupts to GIC Peter Maydell
2026-06-16 19:06 ` [PULL 44/61] target/arm: Add feature predicates for SVE2.2 and SME2.2 Peter Maydell
2026-06-16 19:06 ` [PULL 45/61] target/arm: Rename sve unary predicated patterns Peter Maydell
2026-06-16 19:06 ` [PULL 46/61] target/arm: Enable zeroing in DO_ZPZ macros in sve_helper.c Peter Maydell
2026-06-16 19:06 ` [PULL 47/61] target/arm: Expand DO_ZPZ in translate-sve.c Peter Maydell
2026-06-16 19:06 ` [PULL 48/61] target/arm: Implement SVE integer unary operations (predicated, zeroing) Peter Maydell
2026-06-16 19:06 ` [PULL 49/61] target/arm: Implement SVE bitwise " Peter Maydell
2026-06-16 19:06 ` [PULL 50/61] target/arm: Implement SVE reverse within elements (zeroing) Peter Maydell
2026-06-16 19:06 ` [PULL 51/61] target/arm: Implement SVE reverse doublewords (zeroing) Peter Maydell
2026-06-16 19:06 ` [PULL 52/61] target/arm: Implement SVE2 integer unary operations (predicated, zeroing) Peter Maydell
2026-06-16 19:06 ` [PULL 53/61] target/arm: Add data argument to do_frint_mode Peter Maydell
2026-06-16 19:06 ` [PULL 54/61] target/arm: Implement Floating-point round to integral value (predicated, zeroing) Peter Maydell
2026-06-16 19:06 ` [PULL 55/61] target/arm: Implement Floating-point convert " Peter Maydell
2026-06-16 19:06 ` [PULL 56/61] target/arm: Implement Floating-point square root " Peter Maydell
2026-06-16 19:06 ` [PULL 57/61] target/arm: Implement SCVTF, UCVTF " Peter Maydell
2026-06-16 19:06 ` [PULL 58/61] target/arm: Implement FRINT{32,64}{X,Z} Peter Maydell
2026-06-16 19:06 ` [PULL 59/61] target/arm: Enable zeroing in DO_FCVT{N, L}T macros in sve_helper.c Peter Maydell
2026-06-16 19:06 ` [PULL 60/61] target/arm: Implement SVE floating-point convert (top, predicated, zeroing) Peter Maydell
2026-06-16 19:06 ` [PULL 61/61] target/arm: Implement floating-point log and convert to integer (zeroing) Peter Maydell
2026-06-17 19:30 ` Stefan Hajnoczi [this message]
-- strict thread matches above, loose matches on Subject: below --
2022-04-22 10:03 [PULL 00/61] target-arm queue Peter Maydell
2022-04-22 11:41 ` Richard Henderson
2022-04-22 13:48 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260617193036.GA694319@fedora \
--to=stefanha@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.