From: Stefan Hajnoczi <stefanha@redhat.com>
To: Paolo Bonzini <pbonzini@redhat.com>
Cc: qemu-devel@nongnu.org
Subject: Re: [PULL 00/45] target/i386, CLI deprecation patches for 2026-06-25
Date: Sun, 28 Jun 2026 13:01:48 +0200 [thread overview]
Message-ID: <20260628110148.GA350800@fedora> (raw)
In-Reply-To: <20260626101748.1728079-1-pbonzini@redhat.com>
[-- Attachment #1: Type: text/plain, Size: 116 bytes --]
Applied, thanks.
Please update the changelog at https://wiki.qemu.org/ChangeLog/11.1 for any user-visible changes.
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 488 bytes --]
prev parent reply other threads:[~2026-06-28 11:03 UTC|newest]
Thread overview: 47+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-06-26 10:17 [PULL 00/45] target/i386, CLI deprecation patches for 2026-06-25 Paolo Bonzini
2026-06-26 10:17 ` [PULL 01/45] accel/mshv: use mshv_create_partition_v2 payload Paolo Bonzini
2026-06-26 10:17 ` [PULL 02/45] target/i386/mshv: fix cpuid propagation bug Paolo Bonzini
2026-06-26 10:17 ` [PULL 03/45] target/i386/mshv: fix various cpuid traversal bugs Paolo Bonzini
2026-06-26 10:17 ` [PULL 04/45] target/i386/mshv: change cpuid mask to UINT32_MAX Paolo Bonzini
2026-06-26 10:17 ` [PULL 05/45] target/i386/mshv: set cpu model name on -cpu host Paolo Bonzini
2026-06-26 10:17 ` [PULL 06/45] target/i386: query mshv accel for supported cpuids Paolo Bonzini
2026-06-26 10:17 ` [PULL 07/45] target/i386/mshv: populate xsave area offsets Paolo Bonzini
2026-06-26 10:17 ` [PULL 08/45] target/i386/mshv: use hv-provided [0xD,1+2].EBX Paolo Bonzini
2026-06-26 10:17 ` [PULL 09/45] accel/mshv: disable la57 (5lvl paging) Paolo Bonzini
2026-06-26 10:17 ` [PULL 10/45] target/i386/mshv: use arch_load/store_reg fns Paolo Bonzini
2026-06-26 10:17 ` [PULL 11/45] target/i386/mshv: use generic FPU/xcr0 state Paolo Bonzini
2026-06-26 10:17 ` [PULL 12/45] target/i386/mshv: impl init/load/store_vcpu_state Paolo Bonzini
2026-06-26 10:17 ` [PULL 13/45] accel/accel-irq: add AccelRouteChange abstraction Paolo Bonzini
2026-06-26 10:17 ` [PULL 14/45] accel/accel-irq: add generic begin_route_changes Paolo Bonzini
2026-06-26 10:17 ` [PULL 15/45] accel/accel-irq: add generic commit_route_changes Paolo Bonzini
2026-06-26 10:17 ` [PULL 16/45] accel/mshv: add irq_routes to state Paolo Bonzini
2026-06-26 10:17 ` [PULL 17/45] accel/mshv: update s->irq_routes in add_msi_route Paolo Bonzini
2026-06-26 10:17 ` [PULL 18/45] accel/mshv: update s->irq_routes in update_msi_route Paolo Bonzini
2026-06-26 10:17 ` [PULL 19/45] accel/mshv: update s->irq_routes in release_virq Paolo Bonzini
2026-06-26 10:17 ` [PULL 20/45] accel/mshv: use s->irq_routes in commit_routes Paolo Bonzini
2026-06-26 10:17 ` [PULL 21/45] accel/mshv: reserve ioapic routes on s->irq_routes Paolo Bonzini
2026-06-26 10:17 ` [PULL 22/45] accel/mshv: remove redundant msi controller Paolo Bonzini
2026-06-26 10:17 ` [PULL 23/45] accel/mshv: store partition proc features Paolo Bonzini
2026-06-26 10:17 ` [PULL 24/45] target/i386/mshv: expose mshv_get_generic_regs Paolo Bonzini
2026-06-26 10:17 ` [PULL 25/45] accel/mshv: enable dirty page tracking Paolo Bonzini
2026-06-26 10:17 ` [PULL 26/45] target/i386/mshv: move msr code to arch Paolo Bonzini
2026-06-26 10:17 ` [PULL 27/45] target/i386/mshv: migrate pending ints/excs Paolo Bonzini
2026-06-26 10:17 ` [PULL 28/45] target/i386/mshv: migrate XSAVE state Paolo Bonzini
2026-06-26 10:17 ` [PULL 29/45] target/i386/mshv: reconstruct hflags after load Paolo Bonzini
2026-06-26 10:17 ` [PULL 30/45] target/i386/mshv: migrate MSRs Paolo Bonzini
2026-06-26 10:17 ` [PULL 31/45] target/i386/mshv: migrate MTRR MSRs Paolo Bonzini
2026-06-26 10:17 ` [PULL 32/45] target/i386/mshv: migrate CET/SS MSRs Paolo Bonzini
2026-06-26 10:17 ` [PULL 33/45] accel: remove unnecessary #ifdefs Paolo Bonzini
2026-06-26 10:17 ` [PULL 34/45] include/hw/hyperv: add hv_vp_register_page struct definition Paolo Bonzini
2026-06-26 10:17 ` [PULL 35/45] target/i386/mshv: hv_vp_register_page setup for the vcpu Paolo Bonzini
2026-06-26 10:17 ` [PULL 36/45] target/i386/mshv: use the register page to get registers Paolo Bonzini
2026-06-26 10:17 ` [PULL 37/45] target/i386/mshv: use the register page to set registers Paolo Bonzini
2026-06-26 10:17 ` [PULL 38/45] i386/sev: Remove the example that references memory-encryption Paolo Bonzini
2026-06-26 10:17 ` [PULL 39/45] qemu-options: Change memory-encryption to confidential-guest-support in the example Paolo Bonzini
2026-06-26 10:17 ` [PULL 40/45] qemu-options: Add confidential-guest-support to machine options Paolo Bonzini
2026-06-26 10:17 ` [PULL 41/45] qemu-options: Add description of tdx-guest object Paolo Bonzini
2026-06-26 10:17 ` [PULL 42/45] machine: Deprecate memory-encryption Paolo Bonzini
2026-06-26 10:17 ` [PULL 43/45] i386/tdx: Use .has_gpa field to check if the gpa is valid Paolo Bonzini
2026-06-26 10:17 ` [PULL 44/45] i386/tdx: Make AMX alias bits supported Paolo Bonzini
2026-06-26 10:17 ` [PULL 45/45] i386/tdx: Add CPUID_24_0_EBX_AVX10_VL_MASK as supported Paolo Bonzini
2026-06-28 11:01 ` Stefan Hajnoczi [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260628110148.GA350800@fedora \
--to=stefanha@redhat.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.